Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1996-02-23
1998-07-07
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
364DIG1, G06F 1200
Patent
active
057784191
ABSTRACT:
A memory chip for storage and retrieval of data transmitted as streams of data at sustained peak data transfer rates. The memory chip includes a memory device and an interface capable of achieving high bandwidth throughput. The memory device decodes, arbitrates between, and executes memory access commands, and generates memory access responses. The interface includes a data path, and a number of memory controllers. The interface receives and transmits input and output data streams, and the memory controllers control the flow of the input and output data streams within the memory chip. A packet buffer is coupled between the data path and the memory device. The packet buffer provides for temporary storage of memory access commands, response information, and forwarding data.
REFERENCES:
patent: 5313626 (1994-05-01), Harriman et al
patent: 5367643 (1994-11-01), Chang et al.
patent: 5465343 (1995-11-01), Henson et al.
patent: 5483640 (1996-01-01), Isfeld et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5606717 (1997-02-01), Parmwald et al.
Corry Alan G.
Hansen Craig C.
Robinson Timothy B.
Langjahr David
MicroUnity Systems Engineering, Inc.
Swann Tod R.
LandOfFree
DRAM with high bandwidth interface that uses packets and arbitra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DRAM with high bandwidth interface that uses packets and arbitra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM with high bandwidth interface that uses packets and arbitra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1218450