Dram with hidden refresh

Details Dram with hidden refresh Dram with hidden refresh

1996-12-05

1998-11-10

Zarabian, A.

Static information storage and retrieval

Systems using particular element

Capacitors

365222, G11C 1124

Patent

active

058354018

ABSTRACT:
A method and circuit for hiding a refresh of DRAM cells in a memory device. One embodiment of the circuit includes a selection circuit configured to select a first row of DRAM cells in the memory circuit in response to an active control signal. As a result, data may be read from or written to at least one of the DRAM cells in the first row. The selection circuit is also configured to couple a refresh address to a second row of DRAM cells in the memory circuit in response to an inactive state control signal. The second row of cells is refreshed when the selection circuit accesses the second row. For one embodiment, the DRAM cells are four transistor DRAM cells.

REFERENCES:
patent: 3795898 (1974-03-01), Mehta et al.
patent: 3964030 (1976-06-01), Koo
patent: 4763178 (1988-08-01), Sakui et al.
patent: 4791606 (1988-12-01), Threewitt et al.
patent: 4831585 (1989-05-01), Wade et al.
patent: 4969148 (1990-11-01), Nadeau-Dostie et al.
patent: 5144584 (1992-09-01), Hoshino
patent: 5315557 (1994-05-01), Kim et al.
patent: 5335202 (1994-08-01), Manning
patent: 5349587 (1994-09-01), Nadeau-Dostie et al.
patent: 5373475 (1994-12-01), Nagase
patent: 5453959 (1995-09-01), Sakuta et al.
patent: 5596545 (1997-01-01), Lin
"BICMOSG.sup.3 Cell--A Novel High-Speed DRAM Cell Taking Advantage of BICMOS Technology"; R. Richter, et al; Institute for Physics of Semiconductors Academy of Sciences of rthe GDR; Walter-Korsing-Str. 2, 1200 Frankfurt (Oder), GDR. pp. 457-460.
"A 200 MHz 0.8 .mu.m BiCOMOS Modular Memory Family of DRAM and Multiport SRAM"; by: Allan L. Silburt, et al.; IEEE 1992 Custom Integrated Circuits Conference, 1992. pp. 7.2.1-7.2.4.
"A 180 MHz 0.8 .mu.m BiCOMOS Modular Memory Family of DRAM and Multiport SRAM"; by Allan L. Silburt, et al.; IEEE Journal of Solid State Circuits, vol. 28, No. 3, Mar., 1993. pp. 222-232.
"A 553K-Transistor LISP Processor Chip" by: Patrick W. Bosshart, et al; IEEE Journal of Solid-State Circuits, vol. SC-22, No. 5, Oct. 1987, pp. 808-819.
"Using Cache Mechanisms to Exploit Nonrefreshing DRAM's for On-Chip Memories" by David D. Lee and Randy H. Katz; IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991. pp. 657-661.
"32K .times. 32 Fusion Memory.TM. Synchronous Pipelined Cache RAM"; Integrated Device Technology, Inc.; May, 1996; pp. 9.3.1-9.3.5.
Delgado-Frias et al., "A VLSI Interconnection Network Router Using a D-CAM with Hidden Refresh", 1996, pp. 246-251.
Hanamura et al., "A 256K CMOS SRAM with Internal Refresh", IEEE International Solid-State Circuits Conference, ISSCC 87, Feb. 27, 1987, pp. 250-251 & 414.

Affiliated with

Also associated with

Rating

Dram with hidden refresh does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dram with hidden refresh, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dram with hidden refresh will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1523960