DRAM with edge sense amplifiers which are activated along with s

Details DRAM with edge sense amplifiers which are activated along with s DRAM with edge sense amplifiers which are activated along with s

1997-11-11

2000-01-04

Nguyen, Tan T.

Static information storage and retrieval

Read/write circuit

Differential sensing

365195, G11C 700

Patent

active

060117370

ABSTRACT:
A staggered bitline sense amplifier architecture utilizes a circuit to simulate the effect of a memory cell on each of the edge sense amplifiers not selected for connection to an activated memory cell, thereby to allow the edge sense amplifiers to be activated simultaneously with the sense amplifiers internal to the memory array without the danger of burning out the edge sense amplifiers. This structure eliminates the address decoding circuitry commonly associated with the edge sense amplifiers used in staggered shared bitline sense amplifier architectures, thereby decreasing the complexity and reducing the chip size of such memory arrays.

REFERENCES:
patent: 5214600 (1993-05-01), Cho et al.
patent: 5383159 (1995-01-01), Kubota
patent: 5444305 (1995-08-01), Matsui
patent: 5757710 (1998-05-01), Li et al.

Affiliated with

Also associated with

Rating

DRAM with edge sense amplifiers which are activated along with s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DRAM with edge sense amplifiers which are activated along with s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM with edge sense amplifiers which are activated along with s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1077776