Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Reexamination Certificate
2002-07-09
2004-10-26
Yoha, Connie C. (Department: 2818)
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
C365S185170, C365S149000, C326S105000, C326S106000
Reexamination Certificate
active
06809985
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to semiconductor integrated circuits and, more particularly, to DRAM technology compatible processor/memory chips.
BACKGROUND OF THE INVENTION
Many products need various amounts of memory. Two of the most useful types of memory are high speed, low cost memory typically implemented as Dynamic Random Access Memory (DRAM) and non-volatile memory typically implemented as Electrically Erasable and Programmable Read Only Memory (EEPROM) or Flash memory. The ability to combine DRAM and EEPROM styles of memory, as well as logic and data processing functions implemented by Programmable Logic Arrays (PLA's) especially if little or no additional manufacturing complexity is required, would allow a number of cost effective applications that do not currently exist or that, heretofore were too costly to be commercially viable.
With the increasing array density of successive generations of DRAM chips, the attractiveness of merging other functions onto the chip also increases. However, any successful merged technology product must be cost competitive with the existing alternative of combining separate chips at the card or package level, each being produced with independently optimized technologies. Any significant addition of process steps to an existing DRAM technology in order to provide added functions such as high speed logic, SRAM or EEPROM becomes rapidly cost prohibitive due to the added process complexity cost and decreased yield. Thus, there is a need for a means of providing additional functions on a DRAM chip with little or no modification of the DRAM optimized process flow.
Among the desired additional functions, EEPROM is one for which the differences between the separately optimized technologies is the greatest. The typical EEPROM cell consists of a MOSFET with two stacked gates, a floating gate directly over the device channel and a control gate atop and capacitively coupled to it.
It would be very desirable to reduce all the major elements of a PC on to a single chip, including CPU, memory and input/output. While at the present time it may not be possible to make a whole PC on a single die, many processor like functions might most conveniently be embedded on the DRAM die. PLAs on a DRAM die would be well suited for memory address correction/repair by changing the addresses to remove faulty rows/columns, and replace them with functional ones. An example of a redundancy repair scheme is shown in U.S. Pat. No. 5,324,681 issued Lowrey on Jun. 28, 1994. Another is provided in U.S. Pat. No. 4,051,354 issued Choate on Sep. 27, 1997. Another is provide in U.S. Pat. No. 5,327,380 issued Kersh III on Jul. 5, 1994. None of these, however, incorporate an optimized DRAM technology process flow. PLAs on a DRAM die would also be desirable for use as dedicated processors embedded on the DRAM chip.
Recent publications outline the problems in trying to embed DRAMs in high performance ULSI logic. The conclusions are that because of the height differences between conventional stacked capacitor DRAM cells and high performance logic circuits that this can only be reasonably accomplished with trench capacitor DRAMS.
Modem DRAM technologies are driven by market forces and technology limitations to converge upon a high degree of commonality in basic cell structure. For the DRAM technology generations from 4 Mbit through 1 Gbit, the cell technology has converged into two basic structural alternatives; trench capacitor and stacked capacitor. A method for utilizing a trench DRAM capacitor technology to provide a compatible EEPROM cell has been described in U.S. Pat. No. 5,598,367. A different approach is needed for stacked capacitors however.
Thus, there is a need for merging processor and memory functions on a single DRAM chip. Similarly, there is a need for using PLAs on a DRAM chip as decoder devices. It is desirable that such processor/PLA capability be fabricated onto the DRAM chip with little or no modification of the DRAM optimized process flow.
SUMMARY OF THE INVENTION
The above mentioned problems for merging processor/PLAs and memory functions on a single DRAM chip as well as other problems are addressed by the present invention and will be understood by reading and studying the following specification. The present invention includes a compact non-volatile memory cell structure formed using a DRAM process technology.
The present invention includes a programmable logic array having a first logic plane that receives a number of input signals. The first logic plane has a plurality of non-volatile memory cells arranged in rows and columns that are interconnected to provide a number of logical outputs. A second logic plane is provided which has a number of non-volatile memory cells arranged in rows and columns that receive the outputs of the first logic plane and that are interconnected to produce a number of logical outputs such that the programmable logic array implements a logical function. Each non-volatile memory cell includes a metal oxide semiconductor field effect transistor (MOSFET). Each non-volatile memory cell includes a stacked capacitor formed according to a dynamic random access memory (DRAM) process. And, each non-volatile memory cell includes an electrical contact that couples the stacked capacitor to a gate of the MOSFET.
Another embodiment of the present invention includes an address decoder for a memory device. The address decoder includes a number of address lines and a number of output lines. The address lines, and the output lines form an array. A number of non-volatile memory cells are disposed at intersections of output lines and address lines. Each non-volatile memory cell includes a metal oxide semiconductor field effect transistor (MOSFET), a stacked capacitor formed according to a dynamic random access memory (DRAM) process, and an electrical contact that couples the stacked capacitor to a gate of the MOSFET. The nonvolatile memory cells are selectively programmed such that the non-volatile memory cells implement a logic function that selects an output line responsive to an address provided to the address lines.
These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.
REFERENCES:
patent: 3590337 (1971-06-01), Wegener
patent: 4051354 (1977-09-01), Choate
patent: 4646271 (1987-02-01), Uchiyama et al.
patent: 4652777 (1987-03-01), Cline
patent: 4703456 (1987-10-01), Arakawa
patent: 4713677 (1987-12-01), Tigelaar et al.
patent: 4720323 (1988-01-01), Sato
patent: 4757360 (1988-07-01), Faraone et al.
patent: 4761768 (1988-08-01), Turner et al.
patent: 4766569 (1988-08-01), Turner et al.
patent: 4799194 (1989-01-01), Arakawa
patent: 4813018 (1989-03-01), Kobayashi et al.
patent: 5051958 (1991-09-01), Arakawa
patent: 5057448 (1991-10-01), Kuroda
patent: 5065201 (1991-11-01), Yamauchi
patent: 5075888 (1991-12-01), Yamauchi et al.
patent: 5089641 (1992-02-01), DeLuca et al.
patent: 5175120 (1992-12-01), Lee
patent: 5189641 (1993-02-01), Arakawa
patent: 5196722 (1993-03-01), Bergendahl et al.
patent: 5247346 (1993-09-01), Hazani
patent: 5250827 (1993-10-01), Inoue et al.
patent: 5250857 (1993-10-01), Miyazaki
patent: 5281548 (1994-01-01), Prall
patent: 5292681 (1994-03-01), Lee et al.
patent: 5324681 (1994-06-01), Lowrey et al.
patent: 5327380 (1994-07-01), Kersh, III et al.
patent: 5331188 (1994-07-01), Acovic et al.
patent: 5347490 (1994-09-01), Terada et al.
patent: 5389567 (1995-02-01), Acovic et al.
patent: 5397727 (1995-03-01), Lee et al.
patent: 5399516 (1995-03-01), Bergendahl et al.
patent: 5416735 (1995-05-01), Onishi et al.
patent: 5442210 (1995-08-0
Cloud Eugene H.
Forbes Leonard
Noble Wendell P.
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
Yoha Connie C.
LandOfFree
DRAM technology compatible processor/memory chips does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DRAM technology compatible processor/memory chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM technology compatible processor/memory chips will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3309914