DRAM cells and integrated circuitry, and capacitor structures

Details DRAM cells and integrated circuitry, and capacitor structures DRAM cells and integrated circuitry, and capacitor structures

2000-02-23

2002-03-19

Loke, Steven (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S306000, C257S303000, C438S253000

Reexamination Certificate

active

06359302

ABSTRACT:

TECHNICAL FIELD
This invention pertains to semiconductor capacitor constructions and to methods of forming semiconductor capacitor constructions. The invention is thought to have particular significance in application to methods of forming dynamic random access memory (DRAM) cell structures and to DRAM cell structures.
BACKGROUND OF THE INVENTION
A commonly used semiconductor memory device is a DRAM cell. A DRAM cell generally consists of a capacitor coupled through a transistor to a bitline. A continuous challenge in the semiconductor industry is to increase DRAM circuit density. Accordingly, there is a continuous effort to decrease the size of memory cell components. A limitation on the minimal size of cell components is impacted by the resolution of a photolithographic etch during fabrication of the components. Although this resolution is generally improving, at any given time there is a minimum photolithographic feature dimension obtainable in a fabrication process. It would be desirable to form DRAM components having at least some portion with a cross-sectional dimension of less than a given minimum capable photolithographic feature dimension.
Another continuous trend in the semiconductor industry is to minimize processing steps. Accordingly, it is desirable to utilize common steps for the formation of separate DRAM components. For instance, it is desirable to utilize common steps for the formation of DRAM capacitor structures and DRAM bitline contacts.
SUMMARY OF THE INVENTION
The invention includes a number of methods and structures pertaining to semiconductor circuit technology, including: methods of forming DRAM memory cell constructions; methods of forming capacitor constructions; methods of forming capacitor and bitline constructions; DRAM memory cell constructions; and capacitor constructions. For instance, the invention encompasses a method wherein a first layer is a formed over a node location; a semiconductive material masking layer is formed over the first layer; an opening is etched through the semiconductive material masking layer and first layer to the node location; an upwardly open capacitor storage node layer is formed within the opening and in electrical connection with the masking layer; a capacitor storage node is formed comprising the masking layer and the storage node layer; and a capacitor dielectric layer and outer capacitor plate are formed over the capacitor storage node.
As another example, the invention encompasses a capacitor structure which includes an insulative layer over a substrate and a semiconductive material layer over the insulative layer. The capacitor structure further includes an opening which extends through the semiconductive material layer and the insulative layer to an electrical node, and which comprises an upper portion and a lower portion, the upper portion comprising a first minimum cross-sectional dimension and the lower portion comprising a second minimum cross-sectional dimension which is narrower than the first minimum cross-sectional dimension, the opening further comprising a step at an interface of the upper and lower portions. The capacitor further comprises a spacer over the step, and a storage node layer over the spacer, semiconductive material layer and electrical node; wherein the storage node layer physically contacts the semiconductive material layer, the spacer, and the electrical node. Additionally, the capacitor comprises a dielectric layer and a cell plate layer capacitively coupled to the storage node layer.


REFERENCES:
patent: 4845537 (1989-07-01), Nishimura et al.
patent: 4864374 (1989-09-01), Banerjee
patent: 5170233 (1992-12-01), Liu et al.
patent: 5206183 (1993-04-01), Dennison
patent: 5227325 (1993-07-01), Gonzalez
patent: 5229310 (1993-07-01), Sivan
patent: 5229326 (1993-07-01), Dennison et al.
patent: 5244826 (1993-09-01), Gonzalez et al.
patent: 5270968 (1993-12-01), Kim et al.
patent: 5283455 (1994-02-01), Inoue et al.
patent: 5318927 (1994-06-01), Sandhu et al.
patent: 5323038 (1994-06-01), Gonzalez et al.
patent: 5334862 (1994-08-01), Manning et al.
patent: 5338700 (1994-08-01), Dennison et al.
patent: 5385858 (1995-01-01), Manabe
patent: 5391511 (1995-02-01), Doan et al.
patent: 5401681 (1995-03-01), Dennison
patent: 5438011 (1995-08-01), Blalock et al.
patent: 5444013 (1995-08-01), Akram et al.
patent: 5482886 (1996-01-01), Park et al.
patent: 5498562 (1996-03-01), Dennison et al.
patent: 5508218 (1996-04-01), Jun
patent: 5543345 (1996-08-01), Liaw et al.
patent: 5563089 (1996-10-01), Jost et al.
patent: 5604147 (1997-02-01), Fischer et al.
patent: 5605857 (1997-02-01), Jost et al.
patent: 5661064 (1997-08-01), Figura et al.
patent: 5686339 (1997-11-01), Lee et al.
patent: 5700731 (1997-12-01), Lin et al.
patent: 5714780 (1998-02-01), Jun
patent: 5786249 (1998-07-01), Dennison
patent: 6083831 (2000-07-01), Dennison
US App. SN 08/163,439 Dennison Dec. 7, 1993.
US App. SN 08/277,916 Dennison Jul. 20, 1994.
US App. SN 08/622,591 Dennison Mar. 20, 1996.
US App. SN 08/394,545 Jost, et al. Mar. 22, 1995.
US App. SN 08/394,546 Jost, et al. Feb. 22, 1995.
US App. SN 08/558,643 Figura, et al. Nov. 13, 1995.
US App. SN 08/582,285 Sandhu, et al. Jun. 3, 1996.
US App. SN 08/612,164 Dennison Mar. 7, 1996.
Hayden, J. D., et al., “A New Toroidal TFT Structure For Future Generation SRAMs”, IEEE 1993, pp. 825-828, IEDM.
Sakao, M., “A Capacitor-Over-Bit-Line (COB) Cell With a Hemispherical-Grain Storage Node For 64Mb DRAMs”, 1990 IEEE, pp. 27-3.1 -27.3.4.
Aoki, M.,, et al., “Fully Self-Aligned 6F2Cell Technology For Low Cost 1Gb DRAM”, 1996 IEEE, pp. 22-23.
IBM Technical Disclosure Bulletin, “Methods of Forming Small Contact Holes”, vol. 30, No. 8 (Jan. 1988), pp. 252-253.
U.S. App. SN 08/397,885 Blalock, et al. Mar. 3, 1995.
U.S. App. SN 08/078,616 Lee, et al. Jun. 17, 1993.
U.S. App. SN 08/440,212 Fischer, et al. May 12, 1995.
U.S. App. SN 07/869,615 Doan, et al. Apr. 16, 1992.
U.S. App. SN 08/000,891 Doan, et al. Jan. 5, 1993.
U.S. App. SN 08/047,668 Dennison, et al. Apr. 14, 1993.
U.S. App. SN 08/044,724 Dennison, et al. Apr. 1, 1993.
U.S. App. SN 08/055,085 Sandhu, et al. Apr. 29, 1993.

Affiliated with

Also associated with

Rating

DRAM cells and integrated circuitry, and capacitor structures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DRAM cells and integrated circuitry, and capacitor structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM cells and integrated circuitry, and capacitor structures will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2842565