Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2007-10-30
2007-10-30
Gurley, Lynne (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S296000, C257S297000, C257S298000, C257S299000, C257S300000, C257S304000, C257S311000, C257S906000, C257S908000, C257SE27088
Reexamination Certificate
active
11111605
ABSTRACT:
The invention includes memory arrays, and methods which can be utilized for forming memory arrays. A patterned etch stop can be used during memory array fabrication, with the etch stop covering storage node contact locations while leaving openings to bitline contact locations. An insulative material can be formed over the etch stop and over the bitline contact locations, and trenches can be formed through the insulative material. Conductive material can be provided within the trenches to form bitline interconnect lines which are in electrical contact with the bitline contact locations, and which are electrically isolated from the storage node contact locations by the etch stop. In subsequent processing, openings can be formed through the etch stop to the storage node contact locations. Memory storage devices can then be formed within the openings and in electrical contact with the storage node contact locations.
REFERENCES:
patent: 5792687 (1998-08-01), Jeng et al.
patent: 6022776 (2000-02-01), Lien et al.
patent: 6037211 (2000-03-01), Jeng et al.
patent: 6150689 (2000-11-01), Narui et al.
patent: 6168985 (2001-01-01), Asano et al.
patent: 6198122 (2001-03-01), Habu et al.
patent: 6258649 (2001-07-01), Nakamura et al.
patent: 6291335 (2001-09-01), Schnabel et al.
patent: 6355545 (2002-03-01), Ohba
patent: 6465351 (2002-10-01), Jeong
patent: 6528888 (2003-03-01), Cho et al.
patent: 6545306 (2003-04-01), Kim et al.
patent: 6713807 (2004-03-01), Weimer et al.
patent: 6875684 (2005-04-01), Jin et al.
patent: 6909128 (2005-06-01), Ireland
patent: 6963679 (2005-11-01), Novotny et al.
patent: 6965139 (2005-11-01), Ohno
patent: 7002199 (2006-02-01), Fukuzumi
patent: 2002/0100980 (2002-08-01), Sugiyama et al.
patent: 2002/0130417 (2002-09-01), Yew et al.
patent: 2003/0020108 (2003-01-01), Weimer et al.
patent: 2003/0042518 (2003-03-01), Uchiyama et al.
patent: 2003/0049903 (2003-03-01), Mitani
patent: 2003/0122174 (2003-07-01), Fukuzumi
patent: US/2005/014466 (2005-04-01), None
“A Novel Bit-Line Process Using Poly-Si Masked Dual-Damascene(PMDD)for 0.13 μm DRAMs and Beyond”; T. Miyashita et al.; IEDM 00-361; pp. 15.4.1-15.4.4; IEEE 2000.
“A Novel Bit Line—SToFM(Spacerless Top-Flat Mask)—Technology for 90nm DRAM generation and Beyond”; B.J. Park et al.; 2002 Symposium on VLSI Technology; Digest of Technical Papers; pp. 182 & 183.
Fishburn Fred D.
Tran Luan C.
Gebremariam Samuel A.
Gurley Lynne
LandOfFree
DRAM arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DRAM arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM arrays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3876782