Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2007-10-02
2007-10-02
Padmanabhan, Mano (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S005000
Reexamination Certificate
active
10899937
ABSTRACT:
Access arbiters are used to prioritize read and write access requests to individual memory banks in DRAM memory devices, particularly fast cycle DRAMs. This serves to optimize the memory bandwidth available for the read and the write operations by avoiding consecutive accesses to the same memory bank and by minimizing dead cycles. The arbiter first divides DRAM accesses into write accesses and read accesses. The access requests are divided into accesses per memory bank with a threshold limit imposed on the number of accesses to each memory bank. The write receive packets are rotated among the banks based on the write queue status. The status of the write queue for each memory bank may also be used for system flow control. The arbiter also typically includes the ability to determine access windows based on the status of the command queues, and to perform arbitration on each access window.
REFERENCES:
patent: 5327570 (1994-07-01), Foster et al.
patent: 5937428 (1999-08-01), Jantz
patent: 6137807 (2000-10-01), Rusu et al.
patent: 6260099 (2001-07-01), Gilbertson et al.
patent: 6523036 (2003-02-01), Hickman et al.
patent: 6526462 (2003-02-01), Elabd
patent: 6532509 (2003-03-01), Wolrich et al.
patent: 6539487 (2003-03-01), Fields et al.
patent: 6731559 (2004-05-01), Kawaguchi et al.
patent: 2003/0070055 (2003-04-01), Johnson et al.
IBM Technical Disclosure Bulletin, vol. 33, No. 12, May 1991, “Processor/Memory Switch Which Maintains the Temporal Ordering of Requests”, pp. 293-296.
Calvignac Jean L.
Chang Chih-jen
Davis Gordon T.
Verplanken Fabrice J.
Cockburn Joscelyn G.
Driggs, Hogg & Fry Co. LPA
Lucas James A.
Padmanabhan Mano
Vo Thanh D.
LandOfFree
DRAM access command queuing structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DRAM access command queuing structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM access command queuing structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3903274