Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2004-12-15
2008-12-23
Louie, Wai-Sing (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S334000, C257SE27100, C257SE27125, C257SE27112
Reexamination Certificate
active
07468537
ABSTRACT:
Semiconductor devices (102) and drain extended PMOS transistors (CT1a) are provided, as well as fabrication methods (202) therefor, in which a p-type separation region (130) is formed between an n-buried layer (108) and the transistor backgate (126) to increase breakdown voltage performance without increasing epitaxial thickness.
REFERENCES:
patent: 5852314 (1998-12-01), Depetro et al.
patent: 5976942 (1999-11-01), Ludikhuize
patent: 6211552 (2001-04-01), Efland et al.
patent: 6225181 (2001-05-01), Gregory
patent: 6288424 (2001-09-01), Ludikhuize
patent: 6376891 (2002-04-01), Nagatani et al.
patent: 6395593 (2002-05-01), Pendharkar et al.
patent: 6475870 (2002-11-01), Huang et al.
patent: 6531355 (2003-03-01), Mosher et al.
patent: 6548874 (2003-04-01), Morton et al.
patent: 6593621 (2003-07-01), Tsuchiko et al.
patent: 6624481 (2003-09-01), Pendharkar et al.
patent: 6729886 (2004-05-01), Efland et al.
patent: 6734493 (2004-05-01), Chen et al.
patent: 6882023 (2005-04-01), Khemka et al.
patent: 6888710 (2005-05-01), Mallikarjunaswamy et al.
patent: 6909143 (2005-06-01), Jeon et al.
patent: 6911696 (2005-06-01), Denison
patent: 6914294 (2005-07-01), Nakamura et al.
patent: 6924531 (2005-08-01), Chen et al.
patent: 7110232 (2006-09-01), Ausserlechner
patent: 2002/0053695 (2002-05-01), Liaw et al.
patent: 2003/0173624 (2003-09-01), Choi et al.
U.S. Appl. No. 10/880,907, filed Jun. 30, 2004, Pendharkar.
U.S. Appl. No. 10/890,648, filed Jul. 14, 2004, Pendharkar.
Armand Marc
Brady III Wade J.
Louie Wai-Sing
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Drain extended PMOS transistors and methods for making the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Drain extended PMOS transistors and methods for making the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Drain extended PMOS transistors and methods for making the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4027207