Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-11-01
2005-11-01
Trinh, Michael (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S335000, C257S344000, C257S349000, C257S408000, C257S500000, C257S501000, C257S506000, C257SE29256, C257SE29266
Reexamination Certificate
active
06960807
ABSTRACT:
A drain-extended metal-oxide-semiconductor transistor (40) with improved robustness in breakdown characteristics is disclosed. Field oxide isolation structures (29c) are disposed between the source region (30) and drain contact regions (32a, 32b, 32c) to break the channel region of the transistor into parallel sections. The gate electrode (35) extends over the multiple channel regions, and the underlying well (26) and thus the drift region (DFT) of the transistor extends along the full channel width. Channel stop doped regions (33) underlie the field oxide isolation structures (29c), and provide conductive paths for carriers during breakdown. Parasitic bipolar conduction, and damage due to that conduction, is therefore avoided.
REFERENCES:
patent: 5294824 (1994-03-01), Okada
patent: 5777371 (1998-07-01), Kawaguchi et al.
patent: 6071768 (2000-06-01), Duvvury et al.
patent: 6365940 (2002-04-01), Duvvury et al.
patent: 6521962 (2003-02-01), Evans
patent: 6639277 (2003-10-01), Rumennik et al.
patent: 6897525 (2005-05-01), Kikuchi et al.
patent: 2002/0125530 (2002-09-01), Imam et al.
patent: 2002/0135019 (2002-09-01), Noda
patent: 2002/0137292 (2002-09-01), Hossain et al.
patent: 2003/0038307 (2003-02-01), Watanabe et al.
patent: 2004/0051125 (2004-03-01), Kikuchi et al.
patent: 2004/0079975 (2004-04-01), Pendharkar
patent: 2005/0064670 (2005-03-01), Pan et al.
Aur and Chatterjee, “Robustness of LDD nMOS Transistors Subjected to Measurement of Drain Breakdown Voltage”,Extended Abstracts of the 22nd Conference on Solid State Devices andMaterials, Paper C-6-8 (1990), pp. 319-322.
Brady III W. James
McLarty Peter K.
Soward Ida M.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Drain extend MOS transistor with improved breakdown robustness does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Drain extend MOS transistor with improved breakdown robustness, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Drain extend MOS transistor with improved breakdown robustness will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3482475