Drain bias multiplexing for multiple bit flash cell

Details Drain bias multiplexing for multiple bit flash cell Drain bias multiplexing for multiple bit flash cell

1994-06-02

1996-01-16

Zarahian, A.

Static information storage and retrieval

Systems using particular element

Ternary

365168, 36518907, G11C 1134

Patent

active

054854229

ABSTRACT:
A memory device is disclosed which includes memory cells having m possible states, where m is at least 2. The memory device includes a multiplexed pair of output paths, wherein each output path is coupled to sense the state of a memory cell and includes a read path circuit, a column load circuit, and a comparator. Provided between the pair of output paths is a switching circuit for coupling the comparators to one another in response to a control signal. For single-bit read operations, each output path senses and outputs the data of the associated memory cell, and the control signal is inactive. When the control signal is active, the read path circuit and column load circuit of one of the output paths is disabled and the switching circuit couples the other read path circuit to the second comparator such that the state of the memory cell is sensed by two comparators.

REFERENCES:
patent: 4202044 (1980-05-01), Beilstein, Jr. et al.
patent: 4287570 (1981-09-01), Stark
patent: 4388702 (1983-06-01), Sheppard
patent: 4415992 (1983-11-01), Adlhoch
patent: 4586163 (1986-04-01), Koike
patent: 4653023 (1987-03-01), Suzuki et al.
patent: 4701884 (1987-10-01), Aoki et al.
patent: 4771404 (1988-09-01), Mano et al.
patent: 5012448 (1991-04-01), Matsuoka et al.
patent: 5043940 (1991-08-01), Harari
patent: 5163021 (1992-11-01), Mehrotra
patent: 5172338 (1992-12-01), Mehrotra
patent: 5297148 (1994-03-01), Harari
patent: 5351210 (1994-09-01), Saito

Affiliated with

Also associated with

Rating

Drain bias multiplexing for multiple bit flash cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Drain bias multiplexing for multiple bit flash cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Drain bias multiplexing for multiple bit flash cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-314703