DPRIO for embedded hard IP

Details DPRIO for embedded hard IP DPRIO for embedded hard IP

2007-09-11

2007-09-11

Le, Don (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S041000

Reexamination Certificate

active

11286038

ABSTRACT:
An I/O interface for configuring hard IP embedded in a FPGA includes a register load signal, a CSR initialization signal, and a register data signal. After programming the DPRIO registers, the register data controls the operation of the hard IP block. The interface supports both CSR load mode and the MDIO interface. The user-friendly I/O interface eliminates all requirements on the end-user and is virtually transparent to the end-user.

REFERENCES:
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5909126 (1999-06-01), Cliff et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6407576 (2002-06-01), Ngai et al.
patent: 6650140 (2003-11-01), Lee et al.
patent: 7162553 (2007-01-01), Xue et al.
patent: 2001/0033188 (2001-10-01), Aung et al.
patent: 2006/0033527 (2006-02-01), Lee et al.
patent: 2006/0095613 (2006-05-01), Venkata et al.

Affiliated with

Also associated with

Rating

DPRIO for embedded hard IP does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DPRIO for embedded hard IP, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DPRIO for embedded hard IP will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3789521