Double width data bus, single rate to single width data bus,...

Details Double width data bus, single rate to single width data bus,... Double width data bus, single rate to single width data bus,...

2003-06-26

2004-10-26

Jeanglaude, Jean Bruner (Department: 2819)

Coded data generation or conversion

Digital code to digital code converters

Data rate conversion

C341S050000

Reexamination Certificate

active

06809664

ABSTRACT:

BACKGROUND OF INVENTION
The present invention relates to logic circuits for high speed data transmission and more particularly to an improved double width data bus, single rate to single width data bus, double rate converter circuit operable with a single clock.
For any data output at double rate when a single clock is used, there is a problem of unmatched delay between data going out of the rising edge or the falling edge. When only one clock is available, it is common practice to use both the rising and the falling edges of the clock signal to double the data transmission speed.
FIG. 1
a
illustrates the basic principle of generating two successive data, e.g. d
0
and d
1
, within a period frame when only one clock signal is used, to double the data transmission rate. As known for those skilled in the art, the rising and falling edges of the output data need to be synchronous.
A trivial variant is based upon the use of this clock signal, referred to as the positive clock, and its inverted phase referred to as the negative clock. As apparent in
FIG. 1
b
, the edges of the positive and negative clocks need to be synchronous.
FIG. 2
shows a conventional circuit referenced
10
that implements this basic principle.
Now turning to
FIG. 2
, let us consider data d
0
and d
1
for the sake of illustration (the reasoning would be the same for the subsequent pairs of even data, d
2
, d
4
, . . . and odd data d
3
, d
5
, . . . and so on). Even and odd data are simultaneously transmitted to latches
11
and
12
as input data (the generation of these input data is not detailed). Latches
11
and
12
are driven by the positive and the negative clock signals that are generated by the clock tree and the inverted clock tree
13
and
13
″ respectively. Let us assume that data d
0
(also referred to as the positive data) and d
1
(also referred to as the negative data) are sent on the double width bus
14
at single rate, then applied to multiplexor
15
driven by the main clock. Under control of multiplexor
15
, data d
0
and d
1
are serially and alternatively sent on the single width output bus
16
at double rate for further processing. Block
17
schematically represents the standard circuits to generate the regenerated clock labeled Clock* upon which the output data d
0
and d
1
must be aligned. As apparent in
FIG. 2
, there are different paths for data d
0
and d
1
referred to as path#
1
(positive edge path) and path#
2
(negative edge path) respectively. A third path, path#
3
, which relates to the control of the multiplexor
15
is also of significance, the time necessary to switch from d
0
to d
1
is not equal to the reverse operation, i.e. to switch from d
1
to d
0
. As a matter of fact, these paths have different output timings, and for each path, the output timing depends upon it is a rising or a falling edge. The worst path is unpredictable, since it can be either one of paths #
1
, #
2
or #
3
due to the multiplexor
15
which cannot be balanced. Another major problem lies in the timing analysis and testability of circuit
10
according to any scan-chain testability method, such as the LSSD (Level Sensitive Scan Design), because the presence of multiplexor
15
. As a matter of fact, to use a clock as a data in the select input of multiplexor
15
is always a problem because there is no possibility to control it with the scan chain.
SUMMARY OF INVENTION
It is therefore a primary object of the present invention to provide an improved double width data bus, single rate to single width data bus, double rate converter circuit which does not require the use of a multiplexor but rather implements a balanced XOR function.
It is another object of the present invention to provide an improved double width data bus, single rate to single width data bus, double rate converter circuit that is fully testable and complies with any standard scan-chain based testability method.
It is another object of the present invention to provide an improved double width data bus, single rate to single width data bus, double rate converter circuit that offers identical paths to output data and thus fully synchronous output timings.
According to the present invention there is described a double width data bus, single rate to single width data bus, double rate converter circuit comprising: first and second data bus respectively transporting even data (d
0
, d
2
, d
4
, d
6
, . . . d
n
) and odd data (d
1
, d
3
, d
5
, d
7
, . . . , d
n+1
), wherein n (n=0, 2, . . . ) that are emitted at a single rate; clock generation means to generate a clock (positive clock) and its inverted phase (negative clock); means (
20
) for mixing said data d
n
and d
n+1
to generate two intermediate data derived therefrom labeled d
n
mix for data d
n
and d
n+1
mix for data d
n+1
respectively; wherein d
n
mix results of the multiplexing of d
n
and not(d
n
) by mixed data d
n−1
mix on the rising edge of the positive clock and d
n+1
mix results of the multiplexing of d
n+1
and not(d
n+1
) by mixed data d
n
mix on the rising edge of the negative clock; means (
21
) for XORing mixed data d
m
mix and d
m+1
mix to generate output data d
m
and for XORing mixed data d
m+1
mix and d
m+2
mix to generate output data d
m+1
so that said output data d
m
and d
m+1
can be transmitted on a single width bus at double rate; and, clock generation means to generate a clock (clock*) synchronous with said output data.
According to a major aspect of the present invention, the XORing function is performed exclusively with three two-way NAND gates according to relation: XOR(d
m
mix,d
m+
mix)=NAND(NAND (d
m
mix,d
m+1
mixinv),NAND(d
m
mixinv,d
m+1
mix)), wherein d
m
mixinv=not (d
m
mix) and d
m+1
mixinv=not(d
m+1
mix).
The novel features believed to be characteristic of this invention are set forth in the appended claims. The invention itself, however, as well as other objects and advantages thereof, may be best understood by reference to the following detailed description of an illustrated preferred embodiment to be read in conjunction with the accompanying drawings.


REFERENCES:
patent: 5870038 (1999-02-01), Tomita et al.
patent: 6480512 (2002-11-01), Ahn
patent: 6516363 (2003-02-01), Porter et al.

Affiliated with

Also associated with

Rating

Double width data bus, single rate to single width data bus,... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Double width data bus, single rate to single width data bus,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double width data bus, single rate to single width data bus,... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3300177