Static information storage and retrieval – Read/write circuit – Flip-flop used for sensing
Patent
1989-02-21
1991-06-11
Bowler, Alyssa H.
Static information storage and retrieval
Read/write circuit
Flip-flop used for sensing
365207, 365208, 36518901, 36518905, 307530, G11C 700, G11C 1140, G11C 11407
Patent
active
050238418
ABSTRACT:
In combination with an electronic memory of the type having a plurality of memory cells (CA, . . . CN) connected between two bit lines (BLT, BLC) having inherent bit line capacitances (C1, C2), there is disclosed an improved sense amplifier (15) comprised of two stages. A first stage (16) includes a first clocked latch (5) having an enable device (T5), gated by a first control signal (SSA) and bit switches (T6, T7) connected between the common nodes (6, 7) of said first clocked latch and said bit lines, and gated by a bit switch control signal (BS) to provide an output signal on first data lines (DLT, DLC). A second stage (17) includes a second clocked latch (20) having an enable device (T24) gated by a second signal (SL) and data switches (T28, T29) connected between second data lines (DT, DC) at the same potential as data output nodes (21, 22) of said second clocked latch and said first data lines (DLT, DLC). Said data switches (T28, T29) are gated by a data switch control signal (DS) which is derived from the bit switch control signal (BS), so that the first and second stages (16, 17) operate sequentially to amplify the data continuously along the sensing chain of the data path during a READ operation to provide a data output signal on said data output nodes. The data is then available for further processing at the output terminal (24) of the output driver (23).
REFERENCES:
patent: 3600609 (1971-08-01), Christensen
patent: 3879621 (1975-04-01), Cavaliere et al.
patent: 4193127 (1980-03-01), Gersbach
patent: 4542483 (1985-09-01), Procyk
patent: 4555777 (1985-11-01), Poteet
patent: 4616342 (1986-10-01), Miyamoto
patent: 4656371 (1987-04-01), Binet et al.
patent: 4658158 (1987-04-01), Chau et al.
patent: 4719596 (1988-01-01), Bernstein et al.
patent: 4764901 (1988-08-01), Sakurai
IEEE International Solid-State Circuits Conference, Feb. 22-24, 1984, New York, U.S.A., Minatao et al: "A 20ns 64K CMOS RAM", pp. 222, 223 & 343.
Akrout Chekib
Coppens Pierre
Denis Bernard
Urena Pierre-Yves
Bowler Alyssa H.
International Business Machines - Corporation
Peterson Jr. Charles W.
LandOfFree
Double stage sense amplifier for random access memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Double stage sense amplifier for random access memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double stage sense amplifier for random access memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-788929