Static information storage and retrieval – Read/write circuit – Differential sensing
Patent
1991-06-10
1992-12-15
Dixon, Joseph L.
Static information storage and retrieval
Read/write circuit
Differential sensing
365177, 365179, 36518905, 36518909, 365208, 3652256, 307530, G11C 706, G11C 1140, G11C 11407
Patent
active
051723409
ABSTRACT:
There is described a double stage sense amplifier (4) in bipolar technology achieving very high speed operation without saturation or connection problems. For each memory cell column of the computer member system (1), a first stage or column sense stage (4.1) amplifies the differential input signal (V) produced on the pair of bit lines (BLL, BLR) according to the information read from one CMOS memory cell of the memory cell array (3.1) to provide a first differential output signal (V1) available at output terminals (10.1, 10.2). The output terminals of all the first stage (4.1 to 4.n) are connected to a first-data out bus comprised of the data lines (DLC1, DLT1). A second stage or final stage (4') amplifies the first differential output signal developed on the data lines to provide a second differential output signal (V2) at output terminals (17.1, 17.2). The second stage of the common base amplifier type is comprised of two transistors (T9, T10). The base electrodes of these transistors are connected to a reference voltage generator (13) which supplies a reference voltage VREF such as VREF=VH-1.5 VBE. This special value greatly helps both first and second stages not to saturate and in addition, minimizes the sensibility of the sense amplifier to the connection of additional memory cell columns on the data lines (DLC1, DLT1). Both stages are provided with various antisaturation circuits (9, 11.1; 11.2, 16.1, 16.2) which cooperate with the reference voltage generator to keep any transistor far from saturation.
REFERENCES:
patent: 4027176 (1977-05-01), Heuber et al.
patent: 4313179 (1982-01-01), Heimeier et al.
patent: 4553053 (1985-11-01), Ong et al.
patent: 4853899 (1989-08-01), Kitsukawa et al.
patent: 4984196 (1991-01-01), Tran et al.
patent: 4984204 (1991-01-01), Sato et al.
patent: 5023841 (1991-06-01), Akrout et al.
"A 12ns 256K BiCMOS SRAM" by R. A. Kertis et al., ISSCC 88, pp. 186-187.
IEEE J. of Solid-State Circuits, Vo. SC-19, No. 15, pp. 557-563, Oct. 1984, J.-I. Miyamotto et al., "A High-Speed 64K CMOS RAM with Bipolar Sense Amplifiers."
Leforestier Sylvain
Omet Dominique
Boles Donald M.
Dixon Joseph L.
International Business Machines - Corporation
Lane Jack A.
Petraske Eric W.
LandOfFree
Double stage bipolar sense amplifier for BICMOS SRAMS with a com does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Double stage bipolar sense amplifier for BICMOS SRAMS with a com, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double stage bipolar sense amplifier for BICMOS SRAMS with a com will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2099239