Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having schottky gate
Reexamination Certificate
2005-12-13
2005-12-13
Everhart, Caridad (Department: 2891)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having schottky gate
C438S285000, C438S173000, C257S190000, C257S201000, C257S192000
Reexamination Certificate
active
06974733
ABSTRACT:
There is disclosed an apparatus including a straining substrate, a device over the substrate including a channel, wherein the straining substrate strains the device in a direction substantially perpendicular to a direction of current flow in the channel.
REFERENCES:
patent: 5534713 (1996-07-01), Ismail et al.
patent: 5714777 (1998-02-01), Ismail et al.
patent: 6071784 (2000-06-01), Mehta et al.
patent: 6319799 (2001-11-01), Ouyang et al.
patent: 6657252 (2003-12-01), Fried et al.
patent: 6703271 (2004-03-01), Yeo et al.
patent: 6855990 (2005-02-01), Yeo et al.
patent: 2002/0079507 (2002-06-01), Shim et al.
patent: 2002/0098657 (2002-07-01), Alavi et al.
patent: 2002/0140031 (2002-10-01), Rim
patent: 2002/0167048 (2002-11-01), Tweet et al.
patent: 2003/0111686 (2003-06-01), Nowak
patent: 2004/0157353 (2004-08-01), Ouyang et al.
Ouyang, Q. C., et al., “Built-in Longitudinal Field Effects in Sub-100-nm Graded Si1-zGezChannel PMOSFETs”IEEE Trans. on Electron Devices, vol. 48, No. 6, Jun. 2001, pp. 1245-1250, XP001082184.
Date, C.K., et al., “Increased Hot-Carrier Effects Using SiGe Layers in Vertical Surrounding-Gate MOSFETs”,IEEE Trans. on Electron Devices, vol. 48, No. 12, Dec. 2001 pp., 2690-2964, XP001077646.
Date, C.K., et al., “Suppression of the Floating-Body Effect Using SiGe Layers in Vertical Surrounding-Gate MOSFETs”,IEEE Trans. on Electron Devices, vol. 48, No. 12, Dec. 2001, pp. 2684-2689, XP00177645.
Collaert, N., et al., “Modeling the Short-Channel Threshold Voltage of a Novel Vertical Heterojunction of pMOSFET”,IEEE Trans. on Electron Devices, vol. 46, No. 5, May 1999, pp. 933-939, XP000928589.
Liu, K.C., et al., “A Novel Sidewall Strained-Si Channel nMOSFET”, Electron Devices Mtg, 199, IEDM Technical Digest,IEEE, Dec. 5, 1999 pp. 63-66 XP010372015.
Int'l Search Report mailed Aug. 18, 2004 in co-pending Int'l Application No. PCT/US03/40582, 8 pages.
Boyanov Boyan
Chau Robert
Doyle Brian
Kavalieros Jack
Murthy Anand
Blakely Sokoloff Taylor and Zafman
Everhart Caridad
LandOfFree
Double-gate transistor with enhanced carrier mobility does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Double-gate transistor with enhanced carrier mobility, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double-gate transistor with enhanced carrier mobility will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3522389