Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2007-09-18
2010-12-28
Nguyen, Hiep T (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
Reexamination Certificate
active
07861036
ABSTRACT:
In one embodiment, the invention provides a method for accessing a physical storage-device array comprising a plurality of storage devices. The method includes (1) obtaining at least one parameter from a profile selected from two or more profiles concurrently defining two or more virtual arrays, each profile defining (i) a different virtual array associated with a corresponding set of storage devices and (ii) a parameter set of one or more parameters used for accessing the virtual array; and (2) generating an instruction, based on the at least one parameter, for accessing, or disallowing access to, information in the virtual array defined by the selected profile, wherein a parameter in each the parameter set defined by each profile indicates whether two or more storage devices in the corresponding virtual array are degraded.
REFERENCES:
patent: 4864531 (1989-09-01), Quatse et al.
patent: 5373512 (1994-12-01), Brady
patent: 5491816 (1996-02-01), Matoba et al.
patent: 5568629 (1996-10-01), Gentry et al.
patent: 5805788 (1998-09-01), Johnson
patent: 5826001 (1998-10-01), Lubbers et al.
patent: 5844919 (1998-12-01), Glover et al.
patent: 5960169 (1999-09-01), Styczinski
patent: 6269453 (2001-07-01), Krantz
patent: 6397347 (2002-05-01), Masuyama et al.
patent: 6457109 (2002-09-01), Milillo et al.
patent: 6571351 (2003-05-01), Mitaru et al.
patent: 6651154 (2003-11-01), Burton et al.
patent: 6839827 (2005-01-01), Beardsley et al.
patent: 6842422 (2005-01-01), Bianchini
patent: 7536584 (2009-05-01), Davies et al.
patent: 2001/0002480 (2001-05-01), Dekoning et al.
patent: 2002/0083379 (2002-06-01), Nishikawa et al.
patent: 2002/0095532 (2002-07-01), Surugucchi et al.
patent: 2003/0056142 (2003-03-01), Hashemi
patent: 2003/0088611 (2003-05-01), Gajjar et al.
patent: 2003/0131191 (2003-07-01), Zhang et al.
patent: 2004/0049632 (2004-03-01), Chang et al.
patent: 2004/0153717 (2004-08-01), Duncan
patent: 2006/0107002 (2006-05-01), Benhase et al.
patent: 2009/0172464 (2009-07-01), Byrne et al.
Notice of Allowance dated Apr. 15, 2010 in U.S. Appl. No. 11/544,442 (filed on Oct. 6, 2006).
Final Office Action dated Nov. 9, 2009 in U.S. Appl. No. 11/544,442 (filed on Oct. 6, 2006).
Non-Final Office Action dated Dec. 9, 2008 in U.S. Appl. No. 11/544,442 (filed on Oct. 6, 2006).
Byrne Richard J.
Goh Eu Gene
He Zhi Ping
Heintze Nevin C.
Peng Yun
Agere Systems Inc.
Cargille David L.
Mendelsohn Steve
Mendelsohn, Drucker & Associates P.C.
Nguyen Hiep T
LandOfFree
Double degraded array protection in an integrated network... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Double degraded array protection in an integrated network..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double degraded array protection in an integrated network... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4172058