Double data rate (DDR) counter, analog-to-digital converter...

Details Double data rate (DDR) counter, analog-to-digital converter... Double data rate (DDR) counter, analog-to-digital converter...

2011-08-02

2011-08-02

Nguyen, Khai M (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S155000, C377S052000, C377S111000, C377S116000

Reexamination Certificate

active

07990304

ABSTRACT:
In a double data rate (DDR) counter and counting method used in, for example, an analog-to-digital conversion in, for example, a CMOS image sensor and method, a first stage of the counter generates a least significant bit (LSB) of the value in the counter. The first stage includes a first clock input and is edge-triggered on one of the rising and falling edges of a signal applied at the first clock input. The counter includes at least one second stage for generating another bit of the value in the counter. The second stage includes a second clock input and is edge-triggered on the other of the rising and falling edges of a signal applied at the second clock input.

REFERENCES:
patent: 4521898 (1985-06-01), Akram
patent: 4891827 (1990-01-01), Slater
patent: 5432830 (1995-07-01), Bonnot
patent: 5771070 (1998-06-01), Ohzu et al.
patent: 5877715 (1999-03-01), Gowda et al.
patent: 6677993 (2004-01-01), Suzuki et al.
patent: 7088279 (2006-08-01), Muramatsu et al.
patent: 7129883 (2006-10-01), Muramatsu et al.
patent: 7149275 (2006-12-01), Hubbard
patent: 7292177 (2007-11-01), Muramatsu et al.
patent: 7495597 (2009-02-01), Muramatsu et al.
patent: 7555094 (2009-06-01), Shin et al.
patent: 2005/0195304 (2005-09-01), Nitta et al.
patent: 2005/0242849 (2005-11-01), Muramatsu et al.
patent: 2008/0019472 (2008-01-01), Muramatsu et al.
patent: 2008/0111059 (2008-05-01), Lee et al.
patent: 10-93873 (1998-04-01), None
patent: 2005-311933 (2005-11-01), None
patent: 2005-323331 (2005-11-01), None
patent: 10-2006-0045836 (2006-05-01), None
Yoshihara, Satoshi, et al., “A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS Image Sensor With Seamless Mode Change,” IEEE Journal of Solid-State Circuits, vol. 41, No. 12, Dec. 2006, pp. 2998-3006.

Affiliated with

Also associated with

Rating

Double data rate (DDR) counter, analog-to-digital converter... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Double data rate (DDR) counter, analog-to-digital converter..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double data rate (DDR) counter, analog-to-digital converter... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2755215