Domino logic with output predischarge

Details Domino logic with output predischarge Domino logic with output predischarge

2002-10-21

2003-11-25

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

Field-effect transistor

C326S098000, C326S093000

Reexamination Certificate

active

06653866

ABSTRACT:

FIELD OF THE INVENTION
The invention relates generally to semiconductor logic devices, and more specifically to domino logic circuitry having a novel static output predischarge gate.
BACKGROUND OF THE INVENTION
Semiconductor operational frequencies are ever increasing, requiring circuitry and processes that support these faster clock rates. Domino circuits have been used in such circuits to speed processing, due to the way in which a domino logic circuit handles data. A typical domino logic circuit receives data on a first transition of a clock, and couples a logically derived signal to external circuitry on a next transition of the clock.
A conventional domino circuit includes dynamic circuitry coupled to static gate circuitry. The dynamic circuitry pre-charges an input of the static circuitry when a clock signal is low, and couples an input data signal to the static circuitry when the clock signal is high. The dynamic circuitry often is n-type metal oxide semiconductor (NMOS) pull-down circuitry, that is operable to pull down the level of a relatively weakly held pre-charged circuit node. The node then provides a stable output to static CMOS circuitry until the next reset phase.
But, the speed of such logic is limited by the time it takes to pre-charge the dynamic circuit node that provides the data signal to the static CMOS circuitry, and by the time it takes to pull down the weakly-held precharged node voltage to provide a low signal level to the static CMOS circuitry. For these reasons and others that will be apparent to those skilled in the art upon reading and understanding this specification, a need exists for a domino logic circuit that reduces the time required to change the state of the static CMOS stage of a domino logic circuit to provide a faster overall signal propagation speed.


REFERENCES:
patent: 4571510 (1986-02-01), Seki et al.
patent: 4697109 (1987-09-01), Honma et al.
patent: 4899066 (1990-02-01), Aikawa et al.
patent: 5115150 (1992-05-01), Ludwig
patent: 5258666 (1993-11-01), Furuki
patent: 5331568 (1994-07-01), Pixley
patent: 5453708 (1995-09-01), Gupta et al.
patent: 5502646 (1996-03-01), Chakradhar et al.
patent: 5543735 (1996-08-01), Lo
patent: 5568062 (1996-10-01), Kaplinsky
patent: 5602753 (1997-02-01), Fukui
patent: 5657256 (1997-08-01), Swanson et al.
patent: 5661675 (1997-08-01), Chin et al.
patent: 5668732 (1997-09-01), Khouja et al.
patent: 5671151 (1997-09-01), Williams
patent: 5731983 (1998-03-01), Balakrishnan et al.
patent: 5748012 (1998-05-01), Beakes et al.
patent: 5796282 (1998-08-01), Sprague et al.
patent: 5815005 (1998-09-01), Bosshart
patent: 5825208 (1998-10-01), Levy et al.
patent: 5831990 (1998-11-01), Queen et al.
patent: 5847966 (1998-12-01), Uchino et al.
patent: 5852373 (1998-12-01), Chu et al.
patent: 5886540 (1999-03-01), Perez
patent: 5889417 (1999-03-01), Klass et al.
patent: 5892372 (1999-04-01), Ciraula et al.
patent: 5896046 (1999-04-01), Bjorksten et al.
patent: 5896399 (1999-04-01), Lattimore et al.
patent: 5898330 (1999-04-01), Klass
patent: 5917355 (1999-06-01), Klass
patent: 5942917 (1999-08-01), Chappell et al.
patent: 6002272 (1999-12-01), Somasekhar et al.
patent: 6002292 (1999-12-01), Allen et al.
patent: 6049231 (2000-04-01), Bosshart
patent: 6052008 (2000-04-01), Chu et al.
patent: 6060910 (2000-05-01), Inui
patent: 6086619 (2000-07-01), Hausman et al.
patent: 6087855 (2000-07-01), Frederick, Jr. et al.
patent: 6090153 (2000-07-01), Chen et al.
patent: 6104212 (2000-08-01), Curran
patent: 6108805 (2000-08-01), Rajsuman
patent: 6132969 (2000-10-01), Stoughton et al.
patent: 6133759 (2000-10-01), Beck et al.
patent: 6204696 (2001-03-01), Krishnamurthy et al.
patent: 6363515 (2002-03-01), Rajgopal et al.
patent: 6492837 (2002-12-01), Narendra et al.
patent: 2001/0014875 (2001-08-01), Young et al.
patent: 04-239221 (1992-08-01), None
patent: 0954101 (1999-03-01), None
patent: 59-039124 (1984-03-01), None
Bryant, R.E., “Graph-Based Algorithms for Boolean Function Manipulation”,IEEE Transactions on Computers, C-35(8), (1986), pp. 677-691.
Chakradhar, S.T. et al. ,“An Exact Algorithm for Selecting Partial Scan Flip-Flops”,Proceedings of the 31st Design Automation Conference, San Diego, California, (1994), pp. 81-86.
Chakravarty, S., “On the Complexity of Using BDDs for the Synthesis and Analysis of Boolean Circuits”,27th Annual Allerton Conference on Communication, Control, and Computing, Allerton House, Monticello, Illnois, (1989), pp. 730-739.
Patra, P., et al., “Automated Phase Assignment for the Synthesis of Low Power Domino Circuits”,Proceedings of the 36th ACM/IEEE Conference on Design Automation, (1999), pp. 379-384.
Puri, et al., “Logic Optimization by Output Phase Assignment in Dynamic Logic Synthesis”,International Conference on Computer Aided Design, (1996), 7 p.
Thompson, S., et al., “Dual Threshold Voltages and Substrate Bias: Keys to High Performance, Low Power, 0.1 um Logic Designs”,Symposium on VLSI Technology Digest of Technical Papers, (1997), pp. 69-70.
Xun, L., et al., “Minimizing Sensitivity to Delay Variation in High-Performance Synchronous Circuits”,Proceedings of the Design, Automation and Test in Europe Conference, Munich, Germany, (Mar. 9-12, 1999), 643-649.

Affiliated with

Also associated with

Rating

Domino logic with output predischarge does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Domino logic with output predischarge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Domino logic with output predischarge will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3127408