Domino logic compatible scannable flip-flop

Details Domino logic compatible scannable flip-flop Domino logic compatible scannable flip-flop

2007-11-27

2007-11-27

Cho, James H. (Department: 2819)

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

Field-effect transistor

C326S016000

Reexamination Certificate

active

11333429

ABSTRACT:
A testable, prechargeable circuit has a driving circuit for producing a driving circuit output signal. A timing circuit receives a clock signal and the driving circuit output signal to cause an output of the testable, prechargeable circuit to be in a low state when the clock signal is low. The timing circuit also causes the output of the circuit to be timed with a state change in the clock signal to provide a domino logic output signal. Either a data signal or a test signal are multiplexed to the input of the driving circuit to produce respectively the domino logic output signal or a test output signal. A static logic circuit receives the test output signal to produce a test signal output.

REFERENCES:
patent: 5041742 (1991-08-01), Carbonaro
patent: 5250852 (1993-10-01), Ovens et al.
patent: 5694362 (1997-12-01), Zhang et al.
patent: 5883529 (1999-03-01), Kumata et al.
patent: 6201415 (2001-03-01), Manglore
patent: 6333656 (2001-12-01), Schober
patent: 6686776 (2004-02-01), Sakata et al.
patent: 6788105 (2004-09-01), Kono
patent: 6998895 (2006-02-01), Uvieghara
patent: 7173456 (2007-02-01), Lundberg

Affiliated with

Also associated with

Rating

Domino logic compatible scannable flip-flop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Domino logic compatible scannable flip-flop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Domino logic compatible scannable flip-flop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3866545