DMA controller having a trace buffer

Details DMA controller having a trace buffer DMA controller having a trace buffer

2006-11-28

2006-11-28

Park, Ilwoo (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

C710S028000, C710S015000, C714S045000

Reexamination Certificate

active

07143205

ABSTRACT:
A DMA controller comprises an arbitration unit for arbitrating among a plurality of channels so as to select a DMA request from among a plurality of DMA requests accepted by way of the plurality of channels according to priorities assigned to the plurality of channels in advance, and a trace buffer for storing trace data associated with the DMA request selected by the arbitration unit. The DMA controller can also include a write control unit for enabling or disabling writing of the trace data associated with the DMA request selected by the arbitration unit in the trace buffer.

REFERENCES:
patent: 4901234 (1990-02-01), Heath et al.
patent: 5212795 (1993-05-01), Hendry
patent: 5828856 (1998-10-01), Bowes et al.
patent: 6199121 (2001-03-01), Olson et al.
patent: 6332206 (2001-12-01), Nakatsuji et al.
patent: 6473841 (2002-10-01), Ueda et al.
patent: 2001/0055323 (2001-12-01), Rowett et al.
patent: 59221131 (1984-12-01), None
patent: 61286956 (1986-12-01), None
patent: 0793233 (1995-04-01), None
patent: 2000132499 (2000-05-01), None
patent: 2001325121 (2001-11-01), None

Affiliated with

Also associated with

Rating

DMA controller having a trace buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DMA controller having a trace buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DMA controller having a trace buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3703942