DMA controller executing multiple transactions at...

Details DMA controller executing multiple transactions at... DMA controller executing multiple transactions at...

2011-07-26

2011-07-26

Hafiz, Tariq (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Transfer direction selection

C710S008000, C710S022000, C710S052000

Reexamination Certificate

active

07987301

ABSTRACT:
A direct memory access controller comprises a plurality of registers defining parameters for multiple direct memory access transactions and transfer control circuitry responsive to data in the plurality of registers. The transfer control circuitry is adapted to automatically execute multiple, consecutive data transactions using the parameters of the plurality of registers. At least two consecutive data transactions are executed with respect to non-contiguous system locations.

REFERENCES:
patent: 4849747 (1989-07-01), Ogawa et al.
patent: 2003/0070011 (2003-04-01), Naruse et al.
patent: 2003/0097416 (2003-05-01), Sano et al.
patent: 2006/0080477 (2006-04-01), Seigneret
patent: 2006/0294343 (2006-12-01), Rejmaniak
patent: 2007/0162643 (2007-07-01), Tousek
Software DMA implementation, 1998, Atmel Corporation, Online [accessed on Mar. 11, 2011], URL:http://www.atmel.com/dyn/resources/prod—documents/doc1169.pdf.
Intel, 8237 A High Performance Programmable DMA Controller (8237 A-5), Sep. 1993, Intel.

Affiliated with

Also associated with

Rating

DMA controller executing multiple transactions at... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DMA controller executing multiple transactions at..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DMA controller executing multiple transactions at... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2728669