DMA controller and DMA transfer method

Details DMA controller and DMA transfer method DMA controller and DMA transfer method

2003-08-18

2008-05-27

Patel, Niketa (Department: 2181)

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

C710S025000, C710S033000, C710S035000

Reexamination Certificate

active

07380027

ABSTRACT:
A DMA channel data quantity setting section sets a data transfer quantity of each of a plurality of DMA channels in accordance with a data quantity or a ratio in advance. A channel select control circuit determines whether each DMA channel is active. A data transfer control circuit transfers the data of the DMA channel determined to be active by the channel select control circuit in accordance with the data transfer quantity of each DMA channel set by the DMA channel data quantity setting section. By doing so, a plurality of DMA requests are accepted per bus hold request, and the number of bus management right arbitration procedures and the latency between the channels are decreased.

REFERENCES:
patent: 5179663 (1993-01-01), Iimura
patent: 5613162 (1997-03-01), Kabenjian
patent: 5623606 (1997-04-01), Yokoyama et al.
patent: 5655151 (1997-08-01), Bowes et al.
patent: 6493803 (2002-12-01), Pham et al.
patent: 6691182 (2004-02-01), Kagemoto
patent: 6775717 (2004-08-01), Tang et al.
patent: 2001/0013076 (2001-08-01), Yamamoto
patent: 2002/0004861 (2002-01-01), Kagemoto

Affiliated with

Also associated with

Rating

DMA controller and DMA transfer method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DMA controller and DMA transfer method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DMA controller and DMA transfer method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3982759