DMA configurable channel with memory width N and with steering l

Details DMA configurable channel with memory width N and with steering l DMA configurable channel with memory width N and with steering l

1998-03-18

2000-05-16

Lee, Thomas C.

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

710 66, 710126, 710127, 710129, 710130, 710131, 709212, 709231, 709232, 711201, 3642391, 3642393, 3642403, 3642423, 36424231, 364260, 3642601, G06F 1300, G06F 1200, G06F 1340, G06F 1338

Patent

active

060650702

ABSTRACT:
A descriptor controlled transmit and receive scatter/gather Direct Memory Access Controller efficiently moves data frames comprised of scattered blocks of data from within memory to a destination interface via a multibyte-wide buffer. The transfer of frames into a transmit buffer and out of a receive buffer is optimized regardless of the total length of the component data blocks and regardless of whether the data blocks include an odd or even number of bytes, whether the data blocks begin at an odd or even address, or whether the data blocks are misaligned with regard to memory width boundaries. A DMAC in accordance with an embodiment of the present invention stores information provided by a descriptor before frame processing takes place. This information in conjunction with steering logic and accumulator registers is used to control the steering and storing of the frame data as it passes through the DMAC to the transmit buffer or from the receive buffer. An alternate embodiment of the present invention performs these functions based on the present values of the descriptor fields. Using predetermined data block descriptor information, the present invention is able to determine on the fly the most efficient way to arrange the bytes of data within the data buffers or memory and concatenate the component data buffers in a buffer or memory to assemble the frames, while inserting frame delineating control words to circumvent the necessity for logic to keep track of these boundaries. The use of the descriptor to steer the data into the transmit buffer or out of the receive buffer allows a simplified hardware implementation as compared to prior art methods that must examine and count the data as it is transferred.

REFERENCES:
patent: 4977582 (1990-12-01), Nicols et al.
patent: 5170477 (1992-12-01), Potter et al.
patent: 5251303 (1993-10-01), Fogg, Jr. et al.
patent: 5392406 (1995-02-01), Petersen et al.
patent: 5434872 (1995-07-01), Petersen et al.
patent: 5440691 (1995-08-01), Carrafiello et al.
patent: 5446845 (1995-08-01), Arrayo et al.
patent: 5517627 (1996-05-01), Petersen
patent: 5542053 (1996-07-01), Bland et al.
patent: 5548786 (1996-08-01), Amini et al.
patent: 5594927 (1997-01-01), Lee et al.
patent: 5687328 (1997-11-01), Lee
patent: 5708849 (1998-01-01), Coke et al.
patent: 5727173 (1998-03-01), Rupp
patent: 5740448 (1998-04-01), Gentry et al.
patent: 5822568 (1998-10-01), Swanstrom
patent: 5826106 (1998-10-01), Pang
patent: 5872959 (1999-02-01), Nguyen et al.
patent: 5943504 (1999-08-01), Flurry et al.
patent: 6003122 (1999-12-01), Yarch et al.

Affiliated with

Also associated with

Rating

DMA configurable channel with memory width N and with steering l does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DMA configurable channel with memory width N and with steering l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DMA configurable channel with memory width N and with steering l will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-268560