Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2011-03-29
2011-03-29
Nguyen, Viet Q (Department: 2827)
Static information storage and retrieval
Read/write circuit
Signals
C365S076000, C365S233120, C327S144000, C327S145000, C327S147000, C327S149000, C327S152000, C327S153000, C327S158000, C327S156000, C327S161000, C327S163000
Reexamination Certificate
active
07916561
ABSTRACT:
A variable delay circuit successively delays an input clock to generate a plurality of delayed clocks having different phases. A phase comparison circuit receives a first reference clock, which is either one of the delayed clocks or the input clock, and a second reference clock, which is one of the delayed clocks and whose phase lags behind that of the first reference clock, specifies a validated interval for the second reference clock, and compares the phases of the first and second reference clocks according to voltage levels of the first and second reference clocks only during the validated interval. A delay control circuit controls a delay time in the variable delay circuit according to a result of the comparison obtained by the phase comparison circuit.
REFERENCES:
patent: 5629897 (1997-05-01), Iwamoto et al.
patent: 5994934 (1999-11-01), Yoshimura et al.
patent: 6088255 (2000-07-01), Matsuzaki et al.
patent: 6144595 (2000-11-01), Hirooka et al.
patent: 6157690 (2000-12-01), Yoneda
patent: 6501309 (2002-12-01), Tomita
patent: 6522182 (2003-02-01), Tomita et al.
patent: 6894539 (2005-05-01), Kim
patent: 6987409 (2006-01-01), Kim et al.
patent: 7492198 (2009-02-01), Suda
patent: 2004/0239389 (2004-12-01), Matsuno
patent: 2005/0231249 (2005-10-01), Tani
patent: 08-130464 (1996-05-01), None
patent: 2001-257586 (2001-09-01), None
patent: 2005-020711 (2005-01-01), None
patent: 2005-192164 (2005-07-01), None
patent: 2006-074580 (2006-03-01), None
Hatani Naohisa
Kinugasa Norihide
Kitou Takayasu
Otani Mitsuhiko
McDermott Will & Emery LLP
Nguyen Viet Q
Panasonic Corporation
LandOfFree
DLL circuit, imaging device, and memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DLL circuit, imaging device, and memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DLL circuit, imaging device, and memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2659368