Dividing circuit and phase locked loop using the same

Details Dividing circuit and phase locked loop using the same Dividing circuit and phase locked loop using the same

2008-12-29

2010-11-30

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S147000

Reexamination Certificate

active

07843239

ABSTRACT:
The PLL includes a selection signal generator configured to output a selection signal varying in response to a first clock signal, and a first dividing circuit configured to divide an externally input reference clock signal by a division ratio and output a first division signal. The first dividing circuit selects one of a plurality of edges of the reference clock signal applied for at least one cycle of the first division signal in response to the selection signal, and synchronizes and generates the first division signal on the basis of the selected edge of the reference clock signal. A second dividing circuit is configured to receive an output clock signal, divide the output clock signal by a division ratio, and output a second division signal. The second dividing circuit selects one of the edges of the reference clock signal applied for at least one cycle of the second division signal in response to the selection signal, and synchronizes and generates the second division signal on the basis of the selected edge of the reference clock signal. A synchronous signal output portion is configured to detect a phase difference between the first and second division signals, generate a control voltage corresponding to the phase difference, and output the output clock signal having a frequency corresponding to the control voltage.

REFERENCES:
patent: 4672299 (1987-06-01), Grimes et al.
patent: 5754615 (1998-05-01), Colavin
patent: 5825253 (1998-10-01), Mathe et al.
patent: 5834987 (1998-11-01), Dent
patent: 6150891 (2000-11-01), Welland et al.
patent: 6317006 (2001-11-01), Welland et al.
patent: 6741846 (2004-05-01), Welland et al.
patent: 6779142 (2004-08-01), Bhavsar et al.
patent: 6885227 (2005-04-01), Agrawal et al.
patent: 6940359 (2005-09-01), Ishii
patent: 7034599 (2006-04-01), Agrawal et al.
patent: 7042973 (2006-05-01), Kuroki
patent: 7071743 (2006-07-01), Starr
patent: 7126430 (2006-10-01), Oba et al.
patent: 7158443 (2007-01-01), Lin
patent: 7415092 (2008-08-01), Itri
patent: 7511581 (2009-03-01), Lee et al.
patent: 7548101 (2009-06-01), Shim
patent: 7573303 (2009-08-01), Chi et al.
patent: 7649420 (2010-01-01), Chuang
patent: 2007/0132515 (2007-06-01), Lee et al.
patent: 2009/0039968 (2009-02-01), Thomsen et al.
patent: 2009/0061804 (2009-03-01), Chang et al.
patent: 2009/0268859 (2009-10-01), Sun et al.
patent: 2009/0273378 (2009-11-01), Mangnall et al.
patent: 2010/0123491 (2010-05-01), Palmer et al.
patent: 2010/0134157 (2010-06-01), Kawashima
patent: 08-331009 (1996-12-01), None
patent: 10-065526 (1998-03-01), None
patent: 10-1999-0019530 (1999-03-01), None
patent: 10-0665008 (2007-01-01), None
Abstract of KR 10-2006-0056085 published May 24, 2006 which corresponds to KR 10-0665008.

Affiliated with

Also associated with

Rating

Dividing circuit and phase locked loop using the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dividing circuit and phase locked loop using the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dividing circuit and phase locked loop using the same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4185266