Static information storage and retrieval – Read/write circuit – Simultaneous operations
Patent
1994-11-16
1997-12-16
Lane, Jack A.
Static information storage and retrieval
Read/write circuit
Simultaneous operations
365193, 36523003, 365233, G11C 700, G11C 800
Patent
active
056993005
ABSTRACT:
A semiconductor memory device comprising memory cells arranged in a matrix with plural pairs of bit lines to be column addressed and connected to sense amplifiers, and word lines to be row addressed and divided into divisional word lines. Output signals of sense amplifiers selected by the column addressing are transferred to respective data lines. The divisional word lines are time-sequentially activated corresponding to the row addressing with the activated states of any two sequential divisional word lines overlapped for a fractional time of the full activation time. The sense amplifiers are grouped into plural groups with respective common column addresses. Each group of sense amplifiers have their outputs to be applied to respective data lines connected to a serial/parallel converter.
REFERENCES:
patent: 4542486 (1985-09-01), Anami et al.
patent: 4707809 (1987-11-01), Ando
patent: 4788667 (1988-11-01), Nakano et al.
patent: 4800530 (1989-01-01), Itoh et al.
patent: 4843596 (1989-06-01), Miyatake et al.
patent: 4847809 (1989-07-01), Suzuki
patent: 4849937 (1989-07-01), Yoshimoto
patent: 4965770 (1990-10-01), Yanagisawa
Ohta K. et al, A 1Mb DRAM with 33MHZ Serial I/O Ports, 1986 ISSCC Digest of Technical Papers. pp., 274-275.
VLSI Simposium by Electronics Information Communication Society on Jun. 2, 1989 "50MHZ 8Mbit Video Memory" by Kotani, et al., pp.105-106.
S. Ishimoto et al, SessionIII: Special Application Memories: A 256K Dual Port Memory; 1985 IEEE International Solid-State Circuits Conference; pp. 38-39.
Akamatsu Hironori
Kotani Hisakazu
Matsushima Junko
Shiragasawa Tsuyoshi
LandOfFree
Divided wordline memory arrangement having overlapping activatio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Divided wordline memory arrangement having overlapping activatio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Divided wordline memory arrangement having overlapping activatio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-213568