Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-05-15
2010-11-23
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07840914
ABSTRACT:
A system comprises a plurality of computation units interconnected by an interconnection network. A method for configuring the system comprises accepting a set of instructions corresponding to a portion of a program that performs a computation repeatedly; identifying subsets of the instructions; and associating each subset with a different one of the computation units to form a specification of the set of instructions such that execution according to the specification forms a pipeline among at least some of the computation units.
REFERENCES:
patent: 5603046 (1997-02-01), Wiles et al.
patent: 6988183 (2006-01-01), Wong
patent: 7013353 (2006-03-01), Parthasarathy et al.
patent: 7047232 (2006-05-01), Serrano
patent: 7394288 (2008-07-01), Agarwal
patent: 7461236 (2008-12-01), Wentzlaff
patent: 2002/0138710 (2002-09-01), Sih et al.
patent: 2004/0030859 (2004-02-01), Doerr et al.
patent: 2007/0043531 (2007-02-01), Kosche et al.
patent: 2007/0150706 (2007-06-01), Crook et al.
patent: WO 2004/072796 (2004-08-01), None
Agarwal, Anant. “Raw Computation,”Scientific Americanvol. 281, No. 2: 44-47, Aug. 1999.
Taylor, Michael Bedford et. al., “Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams,”Proceedings of International Symposium on Computer Architecture, Jun. 2004.
Taylor, Michael Bedford et. al., “Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architectures,”Proceedings of the International Symposium on High Performance Computer Architecture, Feb. 2003.
Taylor, Michael Bedford et. al., “A 16-Issue Multiple-Program-Counter Microprocessor with Point-to-Point Scalar Operand Network,”Proceedings of the IEEE International Solid-State Circuits Conference, Feb. 2003.
Taylor, Michael Bedford et. al., “The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs,”IEEE Micro, pp. 25-35, Mar.-Apr. 2002.
Lee, Walter et. al., “Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine,”Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems(ASPLOS-VIII), San Jose, CA, Oct. 4-7, 1998.
Kim, Jason Sungtae et. al., “Energy Characterization of a Tiled Architecture Processor with On-Chip Networks,”International Symposium on Low Power Electronics and Design, Seoul, Korea, Aug. 25-27, 2003.
Barua, Rajeev et. al., “Compiler Support for Scalable and Efficient Memory Systems,”IEEE Transactions on Computers, Nov. 2001.
Waingold, Elliot et. al., “Baring it all to Software: Raw Machines,”IEEE Computer, pp. 86-93, Sep. 1997.
Lee, Walter et. al., “Convergent Scheduling,”Proceedings of the 35thInternational Symposium on Microarchitecture, Istanbul, Turkey, Nov. 2002.
Wentzlaff, David and Anant Agarwal, “A Quantitative Comparison of Reconfigurable, Tiled, and Conventional Architectures on Bit-Level Computation,”MIT/LCS Technical Report LCS-TR-944, Apr. 2004.
Suh, Jinwoo et. al., “A Performance Analysis of PIM, Stream Processing , and Tiled Processing on Memory-Intensive Signal Processing Kernels,”Proceedings of the International Symposium on Computer Architecture, Jun. 2003.
Barua, Rajeev et. al., “Maps: A Compiler-Managed Memory System for Raw Machines,”Proceedings of the Twenty-Sixth International Symposium on Computer Architecture(ISCA-26), Atlanta, GA, Jun. 1999.
Barua, Rajeev et. al., “Memory Bank Disambiguation using Modulo Unrolling for Raw Machines,”Proceedings of the Fifth International Conference on High Performance Computing, Chennai, India, Dec. 17-20, 1998.
Agarwal, A. et. al., “The Raw Compiler Project,”Proceedings of the Second SUIF Compiler Workshop, Stanford, CA, Aug. 21-23, 1997.
Taylor, Michael Bedford et. al., “Scalar Operand Networks,”IEEE Transactions on Parallel and Distributed Systems(Special Issue on On-Chip Networks), Feb. 2005.
Taylor, Michael. The Raw Prototype Design Document V5.01 [online]. Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Sep. 6, 2004 [retrieved on Sep. 25, 2006]. Retrieved from the Internet: <ftp://ftp.cag.lcs.mit.edu/pub/raw/documents/RawSpec99.pdf>.
Moritz, Csaba Andras et. al., “Hot Pages: Software Caching for Raw Microprocessors,”MIT/LCS Technical Memo LCS-TM-599, Aug. 1999.
Sanchez, Jesus & Antonio Gonzalez, “Clustered Modulo Scheduling in a VLIW Architecture with a Distributed Cache.”Journal of Instruction Level Parallelism, 3 (2001).
Rau, B. Ramakrishna, “Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops.” Hewlett-Packard Laboratories, 1994.
Sanchez, Jesus & Antonio Gonzalez, “Modulo Scheduling for a Fully Distributed Clustered VLIW Architecture.” Proceedings of the 33rdAnnual ACM/IEEE International Symposium on Microarchitecture. Monterey, California, 2000 (pp. 124-133).
August, David et al. “A Framework for Balancing Control Flow and Prediction.” in1997 MICRO, Dec. 1997.
Chu, Michael et al. Region-based Hierarchical Operation Partitioning for Multicluster Processors. In2003 PLDI, pp. 300-311, 2003.
Cytron, Ron et al. Efficiently Computing Static Single Assignment Form and the Control Dependence Graph.ACM Transactions on Programming Languages and Systems, 13(4):451-490, Oct. 1991.
Mahlke, S.A., et al. Effective Compiler Support for Predicated Exection Using the Hyperblock. In1992 MICRO, pp. 45-54, 1992.
Larsen, Sam et al. “Increasing and Detecting Memory Address Congruence.” in 2002 PACT, pp. 18-29, 2002.
Lee, Walter. Thesis: “Software Orchestration of Instruction Level Parallelism on Tiled Processor Architectures.” May 2005, 138 pages.
Yang, T. et al. “DSC: Scheduling Parallel Tasks on an Unbounded Number of Processors.”IEEE Transactions on Parallel and Distributed System, 5(9):951-967, 1994.
Agarwal Anant
Leger Michelle
Chiang Jack
Fish & Richardson P.C.
Massachusetts Institute of Technology
Parihar Suchin
LandOfFree
Distributing computations in a parallel processing environment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Distributing computations in a parallel processing environment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributing computations in a parallel processing environment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4193686