Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1997-04-24
2000-03-21
Lee, Thomas C.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
709238, 710100, 710107, 710200, 711118, 711147, G06F 13364
Patent
active
06041376&
ABSTRACT:
A multiprocessor system that assures forward progress of local processor requests for data by preventing other nodes from accessing the data until the processor request is satisfied. In one aspect of the invention, the local processor requests data through a remote cache interconnect. The remote cache interconnect tells the local processor to retry its request for data at a later time, so that the remote cache interconnect has sufficient time to obtain the data from the system interconnect. When the remote cache interconnect receives the data from the system interconnect, a hold flag is set. Any requests from other nodes for the data are rejected while the hold flag is set. When the local processor issues a retry request, the data is delivered to the processor and the hold flag is cleared. Other nodes may then obtain control of the data.
REFERENCES:
patent: 4236209 (1980-11-01), Lombardo, Jr. et al.
patent: 4503499 (1985-03-01), Mason et al.
patent: 4587609 (1986-05-01), Boudreau et al.
patent: 4805106 (1989-02-01), Pfeifer
patent: 5210867 (1993-05-01), Barlow et al.
patent: 5596744 (1997-01-01), Dao et al.
patent: 5634053 (1997-05-01), Noble et al.
patent: 5778384 (1998-07-01), Provino et al.
patent: 5802578 (1998-09-01), Lovett
patent: 5822586 (1998-10-01), Strutt et al.
patent: 5835943 (1998-11-01), Yohe et al.
patent: 5884046 (1999-03-01), Antonov
patent: 5943483 (1999-08-01), Solomon
patent: 5948062 (1999-09-01), Tzelnic et al.
patent: 5968150 (1999-10-01), Kametani
patent: 5983326 (1999-11-01), Hagersten et al.
patent: 5987550 (1999-11-01), Shagam
patent: 6006299 (1999-12-01), Wang et al.
Gilbert Bruce Michael
Joersz Robert T.
Lovett Thomas D.
Safranek Robert J.
Lee Thomas C.
Peyton Tammara
Sequent Computer Systems, Inc.
LandOfFree
Distributed shared memory system having a first node that preven does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Distributed shared memory system having a first node that preven, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed shared memory system having a first node that preven will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-738650