Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2006-09-12
2006-09-12
Choi, Woo H. (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S005000
Reexamination Certificate
active
07107412
ABSTRACT:
A memory module for a computer system is removably coupled to a computer system mother-board having a data bus and an address bus. The memory module includes a memory interface, a program memory coupled to the memory interface, and a plurality of memory/processing units coupled to the memory interface and the program memory. Each of the memory/processing units includes a system memory and a processor coupled to the respective system memory. Instructions for the processors are transferred to the program memory and stored in the program memory responsive to a first set of addresses on the address bus of the mother-board. The processors then execute the instructions from the program memory, and may access the system memory during execution of the instructions. The system memory may also be accessed through the data bus of the mother-board responsive to a second set of addresses on the address bus of the mother-board. At least some to the addresses in the second set are different from the addresses in the first set. As a result, the memory may be used to replace a standard memory module to provide the computer system with enhanced processing capabilities.
REFERENCES:
patent: 4276594 (1981-06-01), Morley
patent: 4447881 (1984-05-01), Brantingham et al.
patent: 5113500 (1992-05-01), Talbott et al.
patent: 5710733 (1998-01-01), Chengson et al.
patent: 5842200 (1998-11-01), Agrawal et al.
patent: 6011741 (2000-01-01), Wallace et al.
patent: 6125072 (2000-09-01), Wu
patent: 6185704 (2001-02-01), Pawate et al.
patent: 6201733 (2001-03-01), Hiraki et al.
patent: 6295592 (2001-09-01), Jeddeloh
patent: 6356497 (2002-03-01), Puar et al.
patent: 6360305 (2002-03-01), Novak et al.
patent: 6363502 (2002-03-01), Jeddeloh
patent: 6430648 (2002-08-01), Carnevale
Margolus, Norman, “An Embedded DRAM Architecture for Large-Scale Spatial-Lattice Computations”,MIT AI Laboratory,pp. 149-160, ISCA 2000.
Kirsch Graham
Klein Dean A.
Choi Woo H.
Dorsey & Whitney LLP
LandOfFree
Distributed processor memory module and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Distributed processor memory module and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed processor memory module and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3599133