Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1993-04-30
1998-07-07
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
364DIG1, 364DIG2, 3642434, 36424341, 711117, 711128, 711154, G06F 1200
Patent
active
057784248
ABSTRACT:
A distributed variable-size cache placement architecture includes plural cache storage units (CSUs), each of which includes a CSU control logic, an address director, a data director, a placement array, placement logic (i.e., distribution controller), and a set associative memory for caching data. All CSUs in the architecture are connected over a communication network to a single processor interface and mainstore and which provides information to all CSUs about the status of each of the other CSUs. Any number of CSUs may be connected in parallel to provide a variable size cache. All CSUs sharing a processor interface utilize the same placement block size, contain the same number of sets of cache elements and use the same CSU placement mechanism.
REFERENCES:
patent: 5008813 (1991-04-01), Crane et al.
patent: 5014195 (1991-05-01), Farrell et al.
patent: 5019971 (1991-05-01), Lefsky et al.
patent: 5056002 (1991-10-01), Watanabe
patent: 5117350 (1992-05-01), Parrish et al.
patent: 5133061 (1992-07-01), Melton et al.
patent: 5168560 (1992-12-01), Robinson et al.
patent: 5210843 (1993-05-01), Ayer
patent: 5226141 (1993-07-01), Esbensen
patent: 5276832 (1994-01-01), Holman, Jr.
patent: 5345584 (1994-09-01), Hill
patent: 5353425 (1994-10-01), Malany et al.
patent: 5367653 (1994-11-01), Coyle et al.
patent: 5410653 (1995-04-01), Macon, Jr. et al.
patent: 5414828 (1995-05-01), Yarkoni et al.
patent: 5432918 (1995-07-01), Stamm
patent: 5479655 (1995-12-01), Iwamoto et al.
patent: 5522067 (1996-05-01), Swire
patent: 5535416 (1996-07-01), Feeney et al.
patent: 5537568 (1996-07-01), Yanai et al.
patent: 5586303 (1996-12-01), Willenz et al.
Smith, Alan Jay; Cache Memories, UC Berkeley; Computing Surveys, vol. 14, No. 3, Sep. 1982, pp. 474-530.
AVSYS Corporation
Swann Tod R.
Thai Tuan V.
Varitz Robert D.
LandOfFree
Distributed placement, variable-size cache architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Distributed placement, variable-size cache architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed placement, variable-size cache architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1218505