Distributed link module architecture

Details Distributed link module architecture Distributed link module architecture

2007-03-20

2007-03-20

Lee, Thomas (Department: 2115)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

C716S030000

Reexamination Certificate

active

10109480

ABSTRACT:
A link module architecture is disclosed for use with a multi-core central processing unit having a cross bar switch. The link module comprises timing recovery circuitry operably coupled to the central processing unit, wherein the timing recovery circuitry is positioned proximate to the cross bar switch. The link module further comprises a bit receiver operably coupled to the central processing unit, and a bit output driver operably coupled to the central processing unit. The bit receiver, preferably comprising a wide bandwidth amplifier, and the bit driver are preferably integrated with a sea of on-chip RAM.

REFERENCES:
patent: 4849751 (1989-07-01), Barber et al.
patent: 6208667 (2001-03-01), Caldara et al.
patent: 6636932 (2003-10-01), Regev et al.
patent: 2003/0037200 (2003-02-01), Mitchler

Affiliated with

Also associated with

Rating

Distributed link module architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Distributed link module architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed link module architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3754654