Distributed early arbitration

Details Distributed early arbitration Distributed early arbitration

1994-06-30

2001-07-03

Donaghue, Larry D. (Department: 2154)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S118000, C710S125000, C711S117000

Reexamination Certificate

active

06256694

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates generally to computer systems, and more particularly to the arbitration mechanism for accessing a system bus of a computer system.
As it is known in the art, computer systems generally include at least one central processing unit (CPU) module, a main memory for storing data, at least one input/output (I/O) module, and a system bus coupling the aforementioned devices to the CPU module. The system bus typically includes data, address, and control lines. The CPU module often includes a processor for executing instructions and a cache memory for storing data and instructions which are readily accessible to the processor. The I/O module may be used to connect the computer system to many different types of devices, including other computer systems or secondary memory. Secondary memory is generally large and may include magnetic tape drives, disk drives, etc.
Often, the main memory includes a plurality of independent memory modules each having an interface to the system bus. The CPU can generally access cache memory more quickly than main memory and main memory more quickly than secondary memory. Each memory module contains semiconductor chips having a predetermined number of memory cells. The chips are often referred to as RAM, Random Access Memory, or DRAM, Dynamic Random Access Memory, in that each storage location is randomly addressable, as distinguished from other types of memory devices such as magnetic tape or disk which are sequentially accessible, in that a number of storage locations are scanned before reaching the desired addressed location.
Generally each memory module and I/O module responds to a different address range within the overall address range of the computer system. The size of each I/O module's address range depends on the size of the secondary memory to which it is connected and the mechanism used to convert system bus addresses into secondary memory addresses. The size of each memory module's address range corresponds to the number of addressable locations on the module. The starting address of a module's address range may be determined by virtue of the position (i.e., backplane slot) in which the module is placed within the computer system, or the starting address may be assigned through the use of memory configuration software and hardware which determines the number of addressable locations of each memory module in the system prior to assigning address ranges.
CPUs, as well as other commander modules such as the I/O interface, are capable of initiating transactions (read, write, etc.) on the system bus. Upon power-up, the CPU's cache memory is initialized and ready to be loaded with data from main memory or secondary memory. The CPU's processor loads the cache memory with needed instructions and data both at power-up and during processing as new data and instructions are needed. During processing the needed data may be in another CPU's cache memory or in main or secondary memory, also, data may be required to be written back into memory, main or secondary, prior to reading new data into cache memory. In any case, the CPU needs to gain control of the system bus in order to initiate a transaction on the system bus to access the data or instructions.
In order to initiate a transaction on the system bus, a CPU first gains control of the system bus which is often accomplished by arbitrating for the bus. There are typically two types of arbitration schemes; central arbitration and distributed arbitration. In a distributed arbitration scheme, all commander modules (i.e., modules capable of requesting control of the system bus) independently monitor all system bus control request signals to determine whether a transaction has been requested, and if so, which commander module is to be granted control of the system bus. In a central arbitration scheme, a central arbiter receives each commander module's request for system bus control (i.e., each commander module does not receive the other commander modules' request signals) and grants control of the system bus to one of the commander modules who requested such control.
Because CPU processors do not attempt to gain control of the system bus until they determine that they need to initiate a transaction on the system bus, the time required for arbitration is directly added to the time required to complete a transaction. Where the transaction is a read or write to memory, the memory latency includes the time required for arbitration.
SUMMARY OF THE INVENTION
In accordance with the present invention, a commander module is coupled to a system bus including system bus control request signals, and the commander module is associated with one of the system bus control request signals. The commander module includes means for determining whether control of the system bus is required and means for requesting control of the system bus, prior to determining whether such control is required, by asserting the associated system bus control request signal. With such an arrangement, the time to complete a transaction on the system bus may be reduced.
In accordance with another aspect of the present invention, a computer system includes a system bus having system bus control request signals. Coupled to the system bus are at least two commander modules each associated with one of the system bus control request signals and including means for determining whether control of the system bus is required and means for requesting control of the system bus by asserting the associated system bus control request signal. Further, each commander module is capable of requesting control of the system bus prior to determining whether such control is required. The apparatus also includes means for arbitrating for control of the system bus where the arbitrating means are coupled to and responsive to the system bus control request signals and where the arbitrating means include means for granting control of the system bus to one of the commander modules. With such an arrangement, the time to complete a system bus transaction may be reduced.
In accordance with another further aspect of the invention, the arbitration means further includes means for withdrawing a commander module's request for control of the system bus when the commander module determines, during a non-arbitration cycle, that control of the system bus is not required and means for forcing a no-operation command on system bus command signals if the commander module is granted control of the system bus by the arbitration means after the commander module determines that control of the system bus is not required.


REFERENCES:
patent: 3896419 (1975-07-01), Lange et al.
patent: 3979726 (1976-09-01), Lange et al.
patent: 4181938 (1980-01-01), Suzuki et al.
patent: 4257095 (1981-03-01), Nadir
patent: 4620278 (1986-10-01), Ellsworth et al.
patent: 4703420 (1987-10-01), Irwin
patent: 4908749 (1990-03-01), Marshall et al.
patent: 4953078 (1990-08-01), Petit
patent: 4980854 (1990-12-01), Donaldson et al.
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5113522 (1992-05-01), Dinwiddie, Jr. et al.
patent: 5168568 (1992-12-01), Thayer et al.
patent: 5195185 (1993-03-01), Marenin
patent: 5297292 (1994-03-01), Morimoto et al.
patent: 5301283 (1994-04-01), Thacker et al.
patent: 5325508 (1994-06-01), Parks et al.
patent: 5345576 (1994-09-01), Lee et al.
patent: 5412788 (1995-05-01), Collins et al.
patent: 5416910 (1995-05-01), Moyer et al.
patent: 5455912 (1995-10-01), Ludwig
patent: 5459840 (1995-10-01), Isfeld et al.
patent: 5758106 (1998-05-01), Fenwick et al.
patent: 0 468 786 (1992-01-01), None
patent: 0 514 080 (1992-11-01), None
patent: 0 597 790 (1994-05-01), None
IBM Technical Disclosure Bulletin, vol. 37, No. 5, May 1994, pp. 37-38.

Affiliated with

Also associated with

Rating

Distributed early arbitration does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Distributed early arbitration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed early arbitration will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2481708