Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral configuration
Reexamination Certificate
2006-12-19
2006-12-19
Huynh, Kim (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral configuration
C710S004000, C710S009000, C710S010000, C710S104000
Reexamination Certificate
active
07152123
ABSTRACT:
Systems and methods for providing distributed configuration storage are presented. The configuration storage is divided into distributed configuration target modules that are physically located in each design section of a device that uses configuration storage. A distributed configuration master module, physically located near the host interface, controls access into and out of each target module via a distributed configuration bus. The creation of each storage array in the distributed configuration storage can be automated using a scripting tool that converts each register specification into hardware description language code.
REFERENCES:
patent: 5832238 (1998-11-01), Helms
patent: 5875351 (1999-02-01), Riley
patent: 5875371 (1999-02-01), Knecht et al.
patent: 5995736 (1999-11-01), Aleksic et al.
patent: 6073233 (2000-06-01), Chapman
patent: 6154048 (2000-11-01), Iwanczuk et al.
patent: 6275888 (2001-08-01), Porterfield
patent: 6453448 (2002-09-01), Meyer
patent: 6457091 (2002-09-01), Lange et al.
patent: 6459646 (2002-10-01), Yee et al.
patent: 6539520 (2003-03-01), Tiong et al.
patent: 6721923 (2004-04-01), Fisher
patent: 6823497 (2004-11-01), Schubert et al.
patent: 6862563 (2005-03-01), Hakewill et al.
patent: 6934934 (2005-08-01), Osborne, II et al.
patent: 2002/0147868 (2002-10-01), Tsai
patent: 2004/0025086 (2004-02-01), Gorday et al.
Hennessy, John L. et al.; Computer Architecture, A Quantitative Approach; 1990; Morgan Kaufmann, Third Edition, 698-720.
com2000 Solutions Limited, RAID Storage Sub-System, http://www.com2000.com.hk/raid—system.htm, Nov. 13, 2000.
“Automated CSRs for ASIC/FPGA Processor Interfaces,” http://asics.chuckbenz.com/csrGenWhitePaper.html (undated, downloaded Oct. 9, 2002).
“Custom-Touch ASAP,”Virage Logic, http://www.viragelogic.com/products/datasheets/ASAP—Bro.pdf (2002, downloaded Dec. 23, 2002).
Document at http://asics.chuckbenz.com/csrGen.txt (undated, downloaded Oct. 9, 2002).
“Engineer writes open-source register generation tool,”EE Times, http://www.eetimes.com/story/OEG20020905S0035 (Sep. 9, 2002).
“Memory Compilers,”Virage Logic, http://www.viragelogic.com/products/compilers/index.jsp (2002, downloaded Dec. 23, 2002).
David A. Patterson and John L. Hennessy, “Computer Architecture; A Quantitative Approach,” Morgan Kaufmann Publishers, Inc., pp. 501-527, Second Edition, 1996.
Chuck Benz, csrGen: Automated CSRs for ASIC/FPGA Processor Interfaces, User's Manual, pp. 1-13.
Klier Jake
Meyer James W
Fish & Neave IP Group Ropes & Gray LLP
Huynh Kim
Schneider Joshua D.
LandOfFree
Distributed configuration storage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Distributed configuration storage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed configuration storage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3661631