Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1996-06-05
1999-09-14
Bowers, Charles
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438593, 438637, 438692, H01L 214763
Patent
active
059536268
ABSTRACT:
A fabrication process that produces an air gap dielectric in which a multi-level interconnect structure is formed upon a temporary supporting material. The temporary material is subsequently dissolved away leaving behind an intralevel and an interlevel dielectric comprised of air. In one embodiment of the invention, a first interconnect level is formed on a barrier layer. A temporary support material is then formed over the first interconnect level and a second level of interconnect is formed on the temporary support material. Prior to formation of the second interconnect level, a plurality of pillar openings are formed in the temporary material and filled with a conductive material. In addition to providing a contact between the first and second level of interconnects, the pillars provide mechanical support for the second interconnect level. The temporary material is dissolved in a solution that attacks the temporary material but leaves the interconnect material and pillar material intact. In one embodiment of the invention, a passivation layer is formed on the second interconnect level prior to dissolving the temporary material. The air gap dielectric can be used with more than two levels of interconnect, if desired.
REFERENCES:
patent: 4182023 (1980-01-01), Cohen et al.
patent: 4675074 (1987-06-01), Wada et al.
patent: 4899439 (1990-02-01), Potter et al.
patent: 4920639 (1990-05-01), Yee
patent: 5001079 (1991-03-01), Van Laarhoven et al.
patent: 5117276 (1992-05-01), Thomas et al.
patent: 5272100 (1993-12-01), Satoh et al.
patent: 5310700 (1994-05-01), Lien et al.
patent: 5324683 (1994-06-01), Fitch et al.
patent: 5386142 (1995-01-01), Kurtz et al.
patent: 5393709 (1995-02-01), Lur et al.
patent: 5407860 (1995-04-01), Stoltz et al.
patent: 5426072 (1995-06-01), Finnila
patent: 5444015 (1995-08-01), Aitken et al.
patent: 5462884 (1995-10-01), Taniguchi
patent: 5512775 (1996-04-01), Cho
patent: 5559049 (1996-09-01), Cho
patent: 5559055 (1996-09-01), Chang et al.
patent: 5567982 (1996-10-01), Bartelink
patent: 5665632 (1997-09-01), Lur et al.
patent: 5716861 (1998-02-01), Moslehi
patent: 5741736 (1998-04-01), Orlowski
patent: 5759913 (1998-06-01), Fulford, Jr. et al.
patent: 5783864 (1998-07-01), Dawson et al.
patent: 5832601 (1993-11-01), Eldridge et al.
Wolf, "Silicon Processing for the VLSI Era-vol. 2," 1990 Ed., p. 198. (no month).
Bandyopadhyay Basab
Brennan William S.
Dawson Robert
Fulford Jr. H. Jim
Hause Fred N.
Advanced Micro Devices , Inc.
Berry Renee R.
Bowers Charles
Daffer Kevin L.
LandOfFree
Dissolvable dielectric method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dissolvable dielectric method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dissolvable dielectric method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1519787