Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Metallic housing or support
Patent
1999-04-20
2000-12-19
Wilczewski, Mary
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Metallic housing or support
257720, 427510, 525106, H01L 2150
Patent
active
061626635
ABSTRACT:
A method is disclosed for making a heat dissipation arrangement for a circuit board on which are mounted bare silicon chips having an exposed face. A heat spreader has a planar portion, on whose inner face (facing the circuit board) are applied one or more pads of a gel composition. The pad(s) are positioned opposite the bare silicon chips when the heat spreader is attached to the circuit board and completely cover the exposed faces of the chips. The gel composition has a cohesive strength greater than its adhesive strength, has a compression modulus of less than 1.38 MPa, and has a thermal conductivity greater than 1.0 W/m-.degree. C., and a thickness of between about 0.08 mm and about 1.0 mm. The low compression modulus of the gel material protects the chips from the transmission of mechanical stresses thereto.
REFERENCES:
patent: 3020260 (1962-02-01), Nelson
patent: 4595635 (1986-06-01), Dubrow et al.
patent: 4600261 (1986-07-01), Debbaut
patent: 4634207 (1987-01-01), Debbaut
patent: 4654754 (1987-03-01), Daszkowski
patent: 4777063 (1988-10-01), Dubrow et al.
patent: 4979074 (1990-12-01), Morley et al.
patent: 5060114 (1991-10-01), Feinberg et al.
patent: 5079300 (1992-01-01), Dubrow et al.
patent: 5104930 (1992-04-01), Rinde et al.
patent: 5227663 (1993-07-01), Patil et al.
patent: 5268815 (1993-12-01), Cipolla et al.
patent: 5311060 (1994-05-01), Rostoker et al.
patent: 5315480 (1994-05-01), Samarov
patent: 5357057 (1994-10-01), Debbaut
patent: 5440172 (1995-08-01), Sutrina
patent: 5552635 (1996-09-01), Kim et al.
patent: 5604978 (1997-02-01), Sherif et al.
patent: 5646828 (1997-07-01), Degani et al.
patent: 5661902 (1997-09-01), Katchmar
patent: 5672548 (1997-09-01), Culnane et al.
patent: 5741579 (1998-04-01), Nishizawa
patent: 5812374 (1998-09-01), Shuff
patent: 5847929 (1998-12-01), Bernier et al.
patent: 5849824 (1998-12-01), Mercer et al.
patent: 5886111 (1999-03-01), Chiotis et al.
Electronic Packaging and Production, pp. 12-20 (NEPCON West '99).
Chomerics (brochure), "Thermal Management Materials--A Guide to Thermal Transfer" (1997).
European International Search Report for International Application No. PCT/US00/10561 mailed Jul. 19, 2000.
"Low Profile Packaging Method " Research Disclosure, GB Industrial Opportunities Ltd. Havant, No. 321, Jan. 1, 1991, p. 34 XP000163454.
Reamey Robert H.
Schoenstein Paul G.
Sitler Benjamin L.
Vogdes Christine E.
Lee Calvin
Wilczewski Mary
LandOfFree
Dissipation of heat from a circuit board having bare silicon chi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dissipation of heat from a circuit board having bare silicon chi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dissipation of heat from a circuit board having bare silicon chi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-270522