Computer graphics processing and selective visual display system – Computer graphics display memory system – Graphic display memory controller
Reexamination Certificate
2005-06-29
2009-10-06
Wu, Xiao M (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Graphic display memory controller
C345S010000, C345S213000, C345S428000, C345S520000, C345S531000, C713S501000
Reexamination Certificate
active
07598959
ABSTRACT:
Apparatus and systems, as well as methods and articles, may operate to update video display pixels. A video display bus can communicate data to a video display according to specified clock frequencies and a refresh time period. Power conservation can be enhanced by adjusting the specified clock frequencies and/or refresh time period to provide idle time on the video display bus.
REFERENCES:
patent: 5446840 (1995-08-01), Kiuchi et al.
patent: 5524249 (1996-06-01), Suboh
patent: 5991883 (1999-11-01), Atkinson
patent: 6079025 (2000-06-01), Fung
patent: 6392619 (2002-05-01), Nitta et al.
patent: 6678834 (2004-01-01), Aihara et al.
patent: 6820209 (2004-11-01), Culbert et al.
patent: 2003/0210247 (2003-11-01), Cui et al.
patent: 1239448 (2002-09-01), None
patent: WO-9641253 (1996-12-01), None
patent: WO-2007002921 (2007-01-01), None
Bloks, R. H., “The IEEE-1394 High Speed Serial Bus”,Philips Journal of Research, 50(1), (1996),209-216.
Bhowmik Achintya K.
Cooper Barnes
Kardach James P.
Williams David
Guertin Aaron M
Intel Corporation
Schwegman Lundberg & Woessner, P.A.
Wu Xiao M
LandOfFree
Display controller does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Display controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Display controller will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4072217