Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-01-25
2009-08-18
Song, Jasmine (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S118000, C711S119000, C711S144000, C711S146000
Reexamination Certificate
active
07577795
ABSTRACT:
Portions of data in a processor system are stored in a slower main memory and are transferred to a faster memory comprising a hierarchy of cache structures between one or more processors and the main memory. For a system with shared L2 cache(s) between the processor(s) and the main memory, an individual L1 cache of a processor must first communicate to an associated L2 cache(s), or check with such L2 cache(s), to obtain a copy of a particular line from a given cache location prior to, or upon modification, or appropriation of data at a given cached location. The individual L1 cache further includes provisions for notifying the L2 cache(s) upon determining when the data stored in the particular cache line in the L1 cache has been replaced, and when the particular cache line is disowned by an L1 cache, the L2 cache is updated to change the state of the particular cache line therein from an ownership state of exclusive to a particular identified CPU to an ownership state of exclusive to no CPU, thereby allowing reduction of cross interrogate delays during another processor acquisition of the same cache line.
REFERENCES:
patent: 5265232 (1993-11-01), Gannon et al.
patent: 5809526 (1998-09-01), Patel
patent: 5926830 (1999-07-01), Feiste et al.
patent: 5963978 (1999-10-01), Feiste et al.
patent: 6269425 (2001-07-01), Mounes-Toussi et al.
patent: 6405322 (2002-06-01), Gaither et al.
patent: 6532520 (2003-03-01), Dean et al.
patent: 6542926 (2003-04-01), Zalewski et al.
patent: 6557084 (2003-04-01), Freerksen et al.
patent: 6658539 (2003-12-01), Arimilli et al.
patent: 6662275 (2003-12-01), Arimilli et al.
patent: 6715040 (2004-03-01), Wang et al.
patent: 6745292 (2004-06-01), Stevens
patent: 6807619 (2004-10-01), Ezra et al.
patent: 6826654 (2004-11-01), Arimilli et al.
patent: 6851024 (2005-02-01), Wilkes et al.
patent: 6868485 (2005-03-01), Conway
patent: 7039765 (2006-05-01), Wilkes
patent: 2004/0143712 (2004-07-01), Armstrong et al.
patent: 1093961 (2002-11-01), None
patent: 2001-034533 (2001-09-01), None
Hutton David S.
Jackson Kathryn M.
Langston Keith N.
Mak Pak-kin
Shum Chung-Lung K.
Augspurger Lynn L.
International Business Machines - Corporation
Jones II Graham S.
Song Jasmine
LandOfFree
Disowning cache entries on aging out of the entry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Disowning cache entries on aging out of the entry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Disowning cache entries on aging out of the entry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4107413