Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-11-21
2006-11-21
Pough, Brian R. (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C707S793000
Reexamination Certificate
active
07139880
ABSTRACT:
A disk array device is equipped with a plurality of input/output channels that receive data input/output requests from an external device, a plurality of cache memories provided for the corresponding respective input/output channels, each of the cache memories connected to each of the corresponding respective input/output channels, a disk drive device, a disk control module that performs data input/output to and from the disk drive device, and a communication module that communicatively connects the input/output channels with the disk control module. The disk array device also includes a consistency maintaining module that can perform a consistency maintaining processing to maintain consistency of data stored in each of the cache memories. According to the content of the data input/output request received from the external device, an execution order of a response processing to respond to the external device according to the data input/output request and the consistency maintaining processing is controlled.
REFERENCES:
patent: 5761531 (1998-06-01), Ohmura et al.
patent: 5884098 (1999-03-01), Mason, Jr.
patent: 6073218 (2000-06-01), DeKoning et al.
patent: 6173377 (2001-01-01), Yanai et al.
patent: 6275897 (2001-08-01), Bachmat
patent: 6311252 (2001-10-01), Raz
patent: 6321298 (2001-11-01), Hubis
patent: 6347358 (2002-02-01), Kuwata
patent: 6615314 (2003-09-01), Higaki et al.
patent: 6675264 (2004-01-01), Chen et al.
patent: 6792507 (2004-09-01), Chiou et al.
patent: 6912669 (2005-06-01), Hauck et al.
patent: 2002/0188786 (2002-12-01), Barrow et al.
patent: 2003/0120862 (2003-06-01), Hirano et al.
patent: 2003/0135782 (2003-07-01), Matsunami et al.
patent: 2003/0158980 (2003-08-01), Mizuno
patent: 2003/0159001 (2003-08-01), Chalmer
patent: 2003/0191890 (2003-10-01), Okamoto et al.
patent: 2003/0212860 (2003-11-01), Jiang et al.
patent: 2003/0221062 (2003-11-01), Shimada
patent: 2004/0024951 (2004-02-01), Aruga
patent: 2004/0078517 (2004-04-01), Kaneko et al.
patent: 2004/0078518 (2004-04-01), Kuwata
patent: 2004/0098543 (2004-05-01), Araki et al.
patent: 4336340 (1992-11-01), None
patent: 09-198308 (1997-07-01), None
patent: 10-063576 (1998-03-01), None
patent: 2001-290790 (2001-10-01), None
patent: 2001306265 (2001-11-01), None
Jim Handy, second Edition, the CACHE Memory book.
Kanai Hiroki
Kaneko Seiji
Farrokh Hashem
Hitachi , Ltd.
Mattingly ,Stanger ,Malur & Brundidge, P.C.
Pough Brian R.
LandOfFree
Disk array device, method for controlling the disk array... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Disk array device, method for controlling the disk array..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Disk array device, method for controlling the disk array... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3638854