Disk array apparatus and parity processing method therein

Details Disk array apparatus and parity processing method therein Disk array apparatus and parity processing method therein

2005-05-17

2005-05-17

Lane, Jack A. (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S157000, C711S206000, C711S207000

Reexamination Certificate

active

06895469

ABSTRACT:
A controller uses an address translation table to search for a logical address of a valid logical block used by a host computer. The controller then loads from a disk array only a physical stripe containing a physical block with a physical address corresponding to the valid logical address. The controller performs parity processing for only the loaded physical stripe.

REFERENCES:
patent: 5303244 (1994-04-01), Watson
patent: 6219752 (2001-04-01), Sekido
patent: 6233648 (2001-05-01), Tomita
patent: 6571351 (2003-05-01), Mitaru et al.
patent: 20020188655 (2002-12-01), Brown et al.
patent: 5-88988 (1993-04-01), None
patent: 2000010738 (2000-01-01), None
patent: 2000-47832 (2000-02-01), None
patent: 2001-100939 (2001-04-01), None
U.S. Appl. No. 10/231,027, filed Aug. 30, 2002, to Tomita.
U.S. Appl. No. 10/231,157, filed Aug. 30, 2002, to Tomita.
U.S. Appl. No. 10/231,349, filed Aug. 30, 2002, to Tomita.

Affiliated with

Also associated with

Rating

Disk array apparatus and parity processing method therein does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Disk array apparatus and parity processing method therein, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Disk array apparatus and parity processing method therein will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3461309