Directory caches, and methods for operation thereof

Details Directory caches, and methods for operation thereof Directory caches, and methods for operation thereof

2006-08-31

2009-11-24

Bragdon, Reginald G (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S108000, C711S118000, C711S119000

Reexamination Certificate

active

07624234

ABSTRACT:
A directory cache is provided with a plurality of directory entries configured to store information regarding copies of memory lines stored in a plurality of caches. The entries are divided into sets of N entries, with each set of N entries being addressable via an index. The directory cache is also provided with a cache controller. The cache controller retrieves a set of N entries associated with an index corresponding to a memory line, and if a tag portion of one of the retrieved entries corresponds to the memory line, the cache controller determines whether the one of the retrieved entries contains an indication that information regarding the memory line is stored in at least a second one of the retrieved entries.

REFERENCES:
patent: 5634110 (1997-05-01), Laudon et al.
patent: 6915388 (2005-07-01), Huffman
patent: 2007/0168617 (2007-07-01), Borkenhagen et al.
patent: 99/26144 (1999-05-01), None
Agarwal, et al.; “An Evaluation of Directory Schemes for Cache Coherence”; IEEE; Feb. 1988; pp. 353-362.
Archibald, et al.; An Economical Solution to the Cache Coherence Problem; IEEE; Nov. 1984; pp. 355-362.
Archibald, et al.; “Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model”; ACM Transactions on Computer Systems; Nov. 1986; vol. 4, No. 4; pp. 273-298.
Chaiken, et al.; LimitLESS Directories: A Scalable Cache Coherence Scheme; ACM; Sep. 1991; pp. 224-234.
Chang, et al.; “An Efficient Tree Cache Coherence Protocol for Distributed Shared Memory Multiprocessors”; IEEE Transactions on Computers; Mar. 1999; vol. 48, No. 3; pp. 352-360.
“DASH (Directory Architecture for Shared Memory DASH)”; Lehrstuhl Fur Rechnerarchitektur—Unversitat Mannheim; Vorlesung Rechnerarchitektur 2; Mar. 2004; pp. 178-182.
“G22.2243-001 High Performance Computer Architecture”; Nov. 30, 2004; pp. 1-26.
Li, et al.; “ADirpNB: A Cost-Effective Way to Implement Full Map Directory-Based Cache Coherence Protocols”; IEEE Transactions on Computers; Sep. 2001; vol. 50, No. 9; pp. 921-934.

Affiliated with

Also associated with

Rating

Directory caches, and methods for operation thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Directory caches, and methods for operation thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Directory caches, and methods for operation thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4079012