Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2001-11-13
2003-11-18
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06651239
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to integrated circuit (IC) chip design, and particularly to implementation of engineering change orders (ECOs) to the design of IC chips.
BACKGROUND OF THE INVENTION
Most digital integrated circuit (IC) chips are designed by a highly structured process based on a hardware description language (HDL) methodology. At a source design level, the circuit designer generates a source design document that describes the circuit to be incorporated into an IC chip. The IC design described in the source design is reduced to a design abstraction referred to as the registered transfer level (RTL), which is an IC design abstraction expressed in an HDL language such as Verilog or VHDL. The RTL design abstraction specifies the IC design by an RTL code that describes the operations of the IC chip that are performed on data as they flow between circuit inputs, outputs and clocked registers.
The IC design expressed by the RTL code is synthesized to generate a gate-level description, or netlist. Synthesis is the step taken to translate the architectural and functional descriptions represented by the RTL code to a lower level of representation of the design, such as logic-level and gate-level descriptions. The synthesis tool maps the RTL code into the netlist. Often, the synthesized design is resynthesized to optimize path delays, cell area, gate sizes and other features of the design. The result is often referred to as a resynthesized design.
Thereafter, the IC chip is constructed on a substrate containing a large number of cells that form circuit elements, such as transistors, capacitors, registers and other basic circuit elements. Each cell has one or more pins that are interconnected with complex connection patterns.
The source level document and RTL code are technologically independent. That is, the source level document and RTL code do not specify exact gates or logic devices to be implemented into the IC chip design. The gate-level description, or netlist, is technology dependent. This is because the synthesis tool uses a specific vendor's technology library to map the technology-independent RTL code into the technology-dependent gate-level netlists.
At the RTL level, designers need to include all key design decisions, including design hierarchy and partitioning, clocking scheme, reset scheme and location of registers. Unexpected changes can negatively impact project schedules and cost.
During the design phase, it is often necessary to make local changes to the source design (that is, to the design described in the reference document from which the RTL code is generated). These local changes are usually described in an engineering change order (ECO). Usually, these ECOs are generated after the synthesis of the source design to the netlist is completed and the synthesized design is prepared.
In the past, the ECOs were performed simply by changing the source design and create an entirely new RTL code. The new RTL code was then resynthesized to create an entirely new netlist. While this technique was effective, it also required a considerable amount of time, and was expensive and wasteful because it required resynthesis of the entire RTL code, including portions not affected by the ECO. Accordingly, there is a need for a technique that implements ECOs without recreating an entirely new netlist.
SUMMARY OF THE INVENTION
The present invention is directed to a technique of direct transformation of ECO changes without additional general resynthesis of the source design.
In one form, at least one change is incorporated to cells of a synthesizable source design. A domain of the netlist is defined to contain cells that are equivalent to the cells of the source design that incorporate the change. The cells of the source design that incorporate the change are substituted for the domain in the netlist, and the substituted cells are resynthesized into the gate-level netlist.
In some embodiments, a domain is identified in the netlist that contains cells that are equivalent to cells in the source design. Synthesized design cells in the netlist are identified that are equivalent to source design cells in the source design. A border of the first domain is identified and synthesized design cells are identified that are equivalent to source design cells in at least the border.
In some embodiments, equivalency is based on flags associated with cells in both the design source and netlist. These flags are established in the design source and carried over to the netlist during a resynthesization process. Subsequent changes, such as due to an ECO, are addressed by finding equivalent cells in both the design source and the netlist, using the flags.
In one form, the invention is manifest in a computer readable program containing code that, when executed by a computer, causes the computer to perform the process steps to perform changes to the synthesized design of an IC design based on selected changes, such as ECOs. More particularly, a storage medium contains processor executable instructions that enable a processor to identify at least one domain of a gate-level netlist containing cells to be changed based on at least one change identified in a synthesizable source design. The domain containing cells that are equivalent to cells that are defined by the source design and that include the at least one change.
REFERENCES:
patent: 5341308 (1994-08-01), Mendel
patent: 5436849 (1995-07-01), Drumm
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5761079 (1998-06-01), Drumm
patent: 5867396 (1999-02-01), Parlour
patent: 6134705 (2000-10-01), Pedersen et al.
patent: 6226777 (2001-05-01), Zhang
patent: 6249902 (2001-06-01), Igusa et al.
patent: 6253351 (2001-06-01), Fukui et al.
patent: 6298319 (2001-10-01), Heile et al.
patent: 6378114 (2002-04-01), Shenoy et al.
patent: 6453454 (2002-09-01), Lee et al.
patent: 2001/0049815 (2001-12-01), Shinomiya et al.
patent: 2002/0162086 (2002-10-01), Morgan
patent: 2003/0084414 (2003-05-01), Beletsky
Nikitin Andrey A.
Radovanovic Nikola
Zolotykh Andrej A.
Dimyan Magid
LSI Logic Corporation
Siek Vuthe
Westman, Champlin & Kelly, P.C.
LandOfFree
Direct transformation of engineering change orders to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Direct transformation of engineering change orders to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct transformation of engineering change orders to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3172816