Electrical computers and digital data processing systems: input/ – Input/output data processing – Direct memory accessing
Reexamination Certificate
2000-09-19
2003-11-11
Gaffin, Jeffrey (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Direct memory accessing
C710S030000, C710S052000, C710S036000, C370S400000
Reexamination Certificate
active
06647438
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to data transfers in systems, and in particular, relates to improving bus efficiency by reducing the number of direct memory access (DMA) transfers to read data from memory with a scatter gather descriptor-based bus-mastering controller.
2. Background Information
In computer systems, components are coupled to each other via one or more busses. A variety of components can be coupled to the bus, thereby providing intercommunication between all of the various components/devices. An example of a bus that is used for data transfer with a processor or for data transfer between a memory and another device is the peripheral component interconnect (PCI) bus.
In order to relieve a processor of the burden of controlling the movement of blocks of data inside of a computer, direct memory access (DMA) transfers are commonly used. With DMA transfers, data can be transferred from one memory location to another memory location, or from a memory location to an input/output (I/O) device (and vice versa), without having to go through the processor. Additional bus efficiency is achieved by allowing some of the devices connected to the PCI bus to be DMA masters.
When transferring data using DMA methods, scatter gather descriptors are often used. High performance I/O controllers, such as gigabit Ethernet media access control (MAC) network controllers, are typically scatter gather descriptor-based bus-mastering devices that allow a computer to communicate with a network. The scatter gather descriptors are used to provide address and control information about data buffers (or “scatter gather elements”) in memory that the controller needs to read or write for I/O operations. For example, the descriptors provide information such as the memory location from where bytes of data are to be moved, the address to where the bytes should go, the number of bytes to move, etc.
To read a data buffer using DMA transfers, a driver for the controller fills in the descriptor with information, such as the data buffer's address and length, along with other control information. The controller then DMA transfers the descriptor from memory to a first-in-first-out (FIFO) buffer, for example, so that the controller can obtain the data buffer's information (e.g., identify the data buffer's memory location, length, etc.). After the controller has processed the descriptor to obtain this information, the controller can DMA transfer the contents/data in the data buffer referred to by the descriptor.
Accordingly, this scatter gather descriptor method uses at least two DMA transfers to read any data buffer (e.g., a DMA-transfer-to-data-buffer ratio of 2). Stated in another way, one overhead DMA transfer (to read the descriptor in the FIFO) is needed for each DMA transfer of data from the data buffer. Furthermore, each of these read operations can be split into multiple DMA transfers, thereby adding to the overhead. All of these overhead DMA transfers waste bus bandwidth and result in reduced performance.
REFERENCES:
patent: 5136582 (1992-08-01), Firoozmand
patent: 5675829 (1997-10-01), Oskouy et al.
patent: 5933654 (1999-08-01), Galdun et al.
patent: 6298396 (2001-10-01), Loyer et al.
patent: 6338102 (2002-01-01), Garrett et al.
patent: 6480489 (2002-11-01), Muller et al.
Connor Patrick L.
McVay Robert G.
Blakely , Sokoloff, Taylor & Zafman LLP
Gaffin Jeffrey
Intel Corporation
Patel Niketa
LandOfFree
Direct memory access transfer reduction method and apparatus... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Direct memory access transfer reduction method and apparatus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct memory access transfer reduction method and apparatus... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3158771