Direct memory access controller

Details Direct memory access controller Direct memory access controller

1996-09-30

1999-12-14

Lall, Parshotam S.

Electrical computers and digital processing systems: memory

Address formation

Slip control, misaligning, boundary alignment

395842, 395886, 39518222, G06F 1300

Patent

active

060031220

ABSTRACT:
An alignment logic circuit transferring segments of data from a first storage device to a second storage device is provided. The alignment logic circuit includes a first and second alignment stages, and an alignment control logic that controls the first and second alignment stages such that the first alignment stage outputs data aligned in a first dimension according to a second configuration, and the second alignment stage outputs data aligned in a second dimension according to the second configuration.
A computer system with a DMA controller with a Memory Write and Invalidate logic circuit is provided. The Memory Write and Invalidate logic circuit generates a Memory Write and Invalidate enable signal when the DMA byte count is greater than or equal to a cacheline size, and the current transfer adders is a multiple of the cacheline size.
A computer system including a host processor, a first bus coupled to the host processor, a second bus, slave circuit coupled to the second bus, and a direct memory access (DMA) controller is also provided. The DMA controller includes a DMA error handling logic, coupled to the host processor, for receiving a retry signal indicative of a retry request of the slave circuit. The DMA error handling logic also receives an error signal indicative of an error on the first bus and a DMA IDLE. The error handling logic aborts a DMA transfer when the error signal and the DMA signal are asserted and the retry signal is deasserted.

REFERENCES:
patent: 4376972 (1983-03-01), Johnson et al.
patent: 4396982 (1983-08-01), Wada et al.
patent: 4782439 (1988-11-01), Borkar et al.
patent: 4803618 (1989-02-01), Ita et al.
patent: 4931925 (1990-06-01), Utsumi et al.
patent: 5119487 (1992-06-01), Taniai et al.
patent: 5121480 (1992-06-01), Bonke et al.
patent: 5168561 (1992-12-01), Vo
patent: 5450551 (1995-09-01), Amini et al.
patent: 5517627 (1996-05-01), Petersen
patent: 5550988 (1996-08-01), Sarangdhar et al.
patent: 5561816 (1996-10-01), Mitsuhira et al.
patent: 5581711 (1996-12-01), Takeshige
patent: 5594875 (1997-01-01), Thaller
patent: 5603050 (1997-02-01), Wolford et al.
patent: 5628026 (1997-05-01), Baron et al.
patent: 5659798 (1997-08-01), Blumrich et al.
patent: 5701517 (1997-12-01), Carpenter
U.S. application No. 08/964,077, Yarch et al., filed Nov. 4, 1997.
U.S. application No. 08/964,389, Yarch et al., filed Nov. 6, 1997.

Affiliated with

Also associated with

Rating

Direct memory access controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Direct memory access controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct memory access controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-874334