Computer graphics processing and selective visual display system – Computer graphics processing – Attributes
Reexamination Certificate
2006-06-13
2006-06-13
Razavi, Michael (Department: 2672)
Computer graphics processing and selective visual display system
Computer graphics processing
Attributes
C345S588000
Reexamination Certificate
active
07061500
ABSTRACT:
A graphics system architecture, in which condensed cache tags for texture are achieved by a remapping operation which exploits the relation between the level-of-detail parameter of mip mapping and the maximum resolution.
REFERENCES:
patent: 5548709 (1996-08-01), Hannah et al.
patent: 5611064 (1997-03-01), Maund et al.
patent: 5706481 (1998-01-01), Hannah et al.
patent: 5790130 (1998-08-01), Gannett
patent: 5828382 (1998-10-01), Wilde
patent: 5831640 (1998-11-01), Wang et al.
patent: 5842015 (1998-11-01), Cunniff et al.
patent: 5880737 (1999-03-01), Griffin et al.
patent: 5886706 (1999-03-01), Alcorn et al.
patent: 5987567 (1999-11-01), Rivard et al.
patent: 5999189 (1999-12-01), Kajiya et al.
patent: 6002407 (1999-12-01), Fadden
patent: 6002410 (1999-12-01), Battle
patent: 6011565 (2000-01-01), Kuo et al.
patent: 6104415 (2000-08-01), Gossett
patent: 6204863 (2001-03-01), Wilde
patent: 6288730 (2001-09-01), Duluk, Jr. et al.
patent: 6353438 (2002-03-01), Van Hook et al.
patent: 6389504 (2002-05-01), Tucker et al.
patent: 6587113 (2003-07-01), Baldwin et al.
Cox et al., “Multi-Level Texture Caching for 3D Graphics Hardware,”Proceedings of the 25th International Symposium on Computer Architecture, 1998.
Foley et al., Computer Graphics: Principles and Practice (2.ed. 1990, corr.1995), pp. 741-744.
Hakura and Gupta, “The Design and Analysis of a Cache Architecture for Texture Mapping,”Proceedings of the 24th International Symposium on Computer Architechture, 1997.
Paul S. Heckbert, “Fundamentals of Texture Mapping and Image Warping,” Theis submitted to Dept. of EE and Computer Science, University of California, Berkeley, Jun. 17, 1989.
Heckbert, “Survey of Tuxture Mapping,”IEEE Computer Graphics, Nov. 1986, pp. 56.
Igehy et al., “Prefetching in a Texture Cache Architecture”,IEEE.
Blinn, Jim Blinn's Corner: “Dirty Pixels”,IEEE Computer Graphics and Applications Journal, Jan. 1989, vol. 9, issue 4.
Blinn, Jim Blinn's Corner: “A Trip Down the Graphics Pipeline: Line Clipping”,IEEE Computer Graphics and Applications Journal, Jan. 1991, vol. 11, issue 1.
Blinn, Jim Blinn's Corner: “A Trip Down the Graphics Pipeline: Pixel Coordinates”,IEEE Computer Graphics and Applications Journal, Jul. 1991, vol. 11, issue 4.
Blinn, Jim Blinn's Corner: “A Trip Down the Graphics Pipeline:Sub-Pixelic Particles”IEEE Computer Graphics and Applications Journal, Sep. 1991, vol. 11, issue 5.
Blinn, Jim Blinn's Corner: “A Trip Down the Graphics Pipeline: Grandpa, What Dopes Viewport Mean?”,IEEE Computer Graphics and Applications Journal, Jan. 1992, vol. 12, iss. 1.
3DLabs Inc. Ltd.
Groover Robert O.
Groover & Holmes
Holmes Patrick C. R.
Razavi Michael
LandOfFree
Direct-mapped texture caching with concise tags does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Direct-mapped texture caching with concise tags, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct-mapped texture caching with concise tags will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3629702