Digital-to-analog converter

Details Digital-to-analog converter Digital-to-analog converter

2011-07-12

2011-07-12

Nguyen, Khai M (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Digital to analog conversion

C341S120000, C341S144000

Reexamination Certificate

active

07978110

ABSTRACT:
A system for converting a digital signal to an analog signal is provided. The present invention provides a digital-to-analog converter (DAC) that can convert a large bit value digital signal to a corresponding analog signal. The digital-to-analog converter includes a bias regeneration circuit, and three sub-DACs. The bias regeneration circuit provides biasing to the three sub-DACs allowing the DAC to be implemented with smaller circuit area. In addition, the three sub-DACs may be digitally calibrated during the conversion process to increase the linearity of the DAC.

REFERENCES:
patent: 5446455 (1995-08-01), Brooks
patent: 5517191 (1996-05-01), Wynne
patent: 5640381 (1997-06-01), Call et al.
patent: 5646619 (1997-07-01), Daubert et al.
patent: 5666118 (1997-09-01), Gersbach
patent: 5703586 (1997-12-01), Tucholski
patent: 5760726 (1998-06-01), Koifman et al.
patent: 5870044 (1999-02-01), Dell'ova et al.
patent: 5955980 (1999-09-01), Hanna
patent: 6130632 (2000-10-01), Opris
patent: 6489905 (2002-12-01), Lee et al.
patent: 6501402 (2002-12-01), Boxho
patent: 6583744 (2003-06-01), Bright
patent: 6664909 (2003-12-01), Hyde et al.
patent: 6703956 (2004-03-01), Mueller et al.
patent: 6897794 (2005-05-01), Kuyel et al.
patent: 6927719 (2005-08-01), Siniscalchi
patent: 7002496 (2006-02-01), Kuyel
patent: 7026967 (2006-04-01), Eloranta
patent: 7068201 (2006-06-01), Chou
patent: 7076384 (2006-07-01), Radulov et al.
patent: 7312740 (2007-12-01), Chou
patent: 7369076 (2008-05-01), Chung et al.
patent: 2009/0278723 (2009-11-01), Chuang et al.
Groeneveld, D., et al., “A Self-Calibration Technique for Monolithic High-Resolution D/A Converters”, IEEE International Solid-State Circuits Conference, Dec. 1989, pp. 1517-1522, 36thISSCC Digest of Technical Papers, New York, NY, United States.
Bastos, J., et al., “A 12-Bit Intrinsic Accuracy High-Speed CMOS DAC”, IEEE Journal of Solid-State Circuits, Dec. 1998, pp. 1959-1969, vol. 33, No. 12.
Bugeja, A., et al., “A Self-Trimming 14-b 100-MS/s CMOS DAC”, IEEE Journal of Solid-State Circuits, Dec. 2000, pp. 1841-1852, vol. 35, No. 12.
Cong, Y., et al., “A 1.5-V 14-Bit 100-MS/s Self-Calibrated DAC”, IEEE Journal of Solid-State Circuits, Dec. 2003, pp. 2051-2060, vol. 38, No. 12.
Chen, H., et al., “A 14-b 150 MS/s CMOS DAC with Digital Background Calibration”, Symposium on VLSI Circuits Digest of Technical Papers, 2006, pp. 51-52, Honolulu, HI, United States.
Clara, M., et al., “A 1.5V 200MS/s 13b 25mW DAC with Randomized Nested Background Calibration in 0.13μm CMOS”, IEEE International Solid-State Circuits Conference, Feb. 2007, pp. 250-600, ISSCC Digest of Technical Papers, San Francisco, CA, United States.
Chen, T., et al., “A 14-bit 200-MHz Current-Steering DAC With Switching-Sequence Post-Adjustment Calibration”, IEEE Journal of Solid-State Circuits, Nov. 2007, pp. 2386-2394, vol. 42, No. 11.

Affiliated with

Also associated with

Rating

Digital-to-analog converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital-to-analog converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital-to-analog converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2636692