Digital time delay circuit with high speed and large delay capac

Details Digital time delay circuit with high speed and large delay capac Digital time delay circuit with high speed and large delay capac

1983-09-06

1985-10-22

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Signals

365189, G11C 1300

Patent

active

045492832

ABSTRACT:
A delay circuit including an even number of memory devices, for example two, reading from one memory device, while writing to the other. Sequences of bit addresses are generated for writing and reading, with an offset between the sequences. For the case of two memory devices, each address sequence is applied alternately to the one and then the other memory device. Importantly, if each memory device has an even number n of storage locations, then, preferably, only (n-1) of these are used in the generated sequences of addresses. This has the result that the circuit can write to and read from all of the memory locations in the memory devices. Thus, the maximum delay possible in the circuit of the invention is nearly the total number of bits in the multiple memory devices, and the circuit is capable of handling data at the maximum operating rate of the memory devices.

REFERENCES:
patent: 4415994 (1983-11-01), Ive et al.

Affiliated with

Also associated with

Rating

Digital time delay circuit with high speed and large delay capac does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital time delay circuit with high speed and large delay capac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital time delay circuit with high speed and large delay capac will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-125571