Digital system having high speed buffering

Details Digital system having high speed buffering Digital system having high speed buffering

1997-02-14

1998-03-24

Fears, Terrell W.

Static information storage and retrieval

Recirculation stores

365221, 365238, G11C 1300

Patent

active

057320110

ABSTRACT:
A FIFO memory eliminates the delay associated with selecting memory locations during a read and write operation and prevents data intended to be saved from changing during the write operation. The FIFO memory includes a shift register having a plurality of memory locations, data input and data output terminals coupled to the memory, a first memory location coupled to the data output terminal that is immediately output enabled in response to a read operation, and a single pointer arrangement coupled to the memory locations for selectively saving data contents in successive memory locations coincidentally with the occurrence of successive write operations.

REFERENCES:
patent: 3493956 (1970-02-01), Andrews
patent: 4090256 (1978-05-01), Schmidt
patent: 4459681 (1984-07-01), Ohtsuka
patent: 4624797 (1986-11-01), Hoberman
patent: 4903242 (1990-02-01), Hamaguchi et al.
patent: 4954994 (1990-09-01), Hashimoto
patent: 5157633 (1992-10-01), Aoki
patent: 5177704 (1993-01-01), D'Luna
patent: 5253213 (1993-10-01), Matsumura et al.
patent: 5262997 (1993-11-01), Lee
patent: 5272675 (1993-12-01), Kobayashi

Affiliated with

Also associated with

Rating

Digital system having high speed buffering does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital system having high speed buffering, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital system having high speed buffering will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2294606