Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2005-12-27
2005-12-27
Anderson, Matthew D. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S150000, C711S163000, C713S600000
Reexamination Certificate
active
06981109
ABSTRACT:
A digital signal processor includes a programmable memory, a processor and an access controller. The programmable memory has blocks each of which is capable of reading and writing an instruction of a program. The processor sequentially executes the instruction stored in the programmable memory. The access controller sequentially stores the instruction of the program in the blocks of the programmable memory on the basis of an address indicating a location of the respective blocks where the instruction is stored. The access controller controls an access of the processor to the respective blocks.
REFERENCES:
patent: 5452434 (1995-09-01), MacDonald
patent: 5557762 (1996-09-01), Okuaki et al.
patent: 5991849 (1999-11-01), Yamada et al.
patent: 6449476 (2002-09-01), Hutchison et al.
patent: 2003/0041276 (2003-02-01), Koyama
patent: 2003/0046600 (2003-03-01), Shimizu et al.
patent: 2003/0093612 (2003-05-01), Ootani et al.
patent: 470624 (1992-02-01), None
patent: 579369 (1994-01-01), None
Elhadri Ali
Endo Nobuyuki
Fujiki Yuji
Goko Hiroki
Tamura Jun-ichi
Anderson Matthew D.
Patel Hetul
Volentine Francos & Whitt PLLC
LandOfFree
Digital signal processor system having programmable random... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital signal processor system having programmable random..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal processor system having programmable random... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3501271