Electrical computers and digital processing systems: processing – Instruction alignment
Patent
1998-01-16
2000-05-09
Treat, William M.
Electrical computers and digital processing systems: processing
Instruction alignment
G06F 501
Patent
active
060617799
ABSTRACT:
A high performance digital signal processor includes a memory for storing instructions and operands for digital signal computations and a core processor connected to the memory. The memory may include first, second and third memory banks connected to the core processor by first, second and third data and address buses, respectively. The core processor includes a program sequencer and may include first and second computation blocks for performing first and second subsets, respectively, of the digital signal computations. A data alignment buffer is provided between the memory banks and the computation blocks. The data alignment buffer permits unaligned accesses to specified operands that are stored in different memory rows. The specified operands are supplied to one or both of the computation blocks in the same processor cycle.
REFERENCES:
patent: H1291 (1994-02-01), Hinton et al.
patent: 4164787 (1979-08-01), Aranguren
patent: 4439839 (1984-03-01), Kneib et al.
patent: 4574345 (1986-03-01), Konesky
patent: 4580214 (1986-04-01), Kubo et al.
patent: 4641238 (1987-02-01), Kneib
patent: 4754394 (1988-06-01), Brantley, Jr. et al.
patent: 4800524 (1989-01-01), Roesgen
patent: 4809217 (1989-02-01), Floro et al.
patent: 4908748 (1990-03-01), Pathak et al.
patent: 5010476 (1991-04-01), Davis
patent: 5056000 (1991-10-01), Chang
patent: 5099417 (1992-03-01), Magar et al.
patent: 5151979 (1992-09-01), Poskitt
patent: 5187795 (1993-02-01), Balmforth et al.
patent: 5274789 (1993-12-01), Costa et al.
patent: 5280532 (1994-01-01), Shenoi et al.
patent: 5317572 (1994-05-01), Satoh
patent: 5325489 (1994-06-01), Mitsuhira et al.
patent: 5361370 (1994-11-01), Sprague et al.
patent: 5386531 (1995-01-01), Blaner et al.
patent: 5390304 (1995-02-01), Leach et al.
patent: 5404522 (1995-04-01), Carmon et al.
patent: 5423010 (1995-06-01), Mizukami
patent: 5438666 (1995-08-01), Craft et al.
patent: 5471607 (1995-11-01), Garde
patent: 5499380 (1996-03-01), Iwata et al.
patent: 5537576 (1996-07-01), Perets et al.
patent: 5577200 (1996-11-01), Abramson et al.
patent: 5608885 (1997-03-01), Gupta et al.
patent: 5619720 (1997-04-01), Garde et al.
patent: 5649138 (1997-07-01), Ireton
patent: 5668984 (1997-09-01), Taborn et al.
patent: 5761466 (1998-06-01), Chau
patent: 5787488 (1998-07-01), Garde
patent: 5832249 (1998-11-01), Tran et al.
patent: 5845099 (1998-12-01), Krisnamurthy et al.
patent: 5931940 (1999-08-01), Shelton et al.
patent: 5941980 (1999-08-01), Shang et al.
patent: 5968163 (1999-10-01), Narayan et al.
patent: 5968164 (1999-10-01), Loen et al.
J.E. Brewer et al, "A Monolithic Processing Subsystem", IEEE Trans. On Components, Pack. & Manuf. Tech., Part B, vol. 17, No. 3, pp. 310-316, Aug. 1994.
J.E. Brewer er al, "A Single-Chip Digital Signal Processing Subsystem", 1994 Proceedings, Sixth Annual IEEE (ICWSI), San Francisco, CA, pp. 265-272, Jan. 1994.
T. Counihan et al, "On-chip Integrated Memories in DSP Architectures", Electronik, Jun. 14, 1994, Germany, vol. 43, No. 12, pp. 98-102, 104, 106.
IBM Technical Disclosure Bulletin, vol. 33, No. 10A, Mar. 1991, New York, pp. 1-5 Distributed Process Bulletin Board.
"MVP: The dawn of a new era in digital signal processing--Introducing TM5320C8X", Texas Instruments notes, date unknown.
C.P.Feigel, "TI Introduces Four-Processor DSP Chip", Microprocessor Report, Mar. 28, 1994, pp. 22-25.
P. Papamichalis et al, "The TMS320C30 Floating-Point Digital Signal Processor", IEEE Micro, Dec. 1988, pp. 13-29.
M.L. Fuccio et al, "The DSP32C: AT&T's Second-Generation Floating-Point Digital Signal Processor", IEEE Micro, Dec. 1988, pp. 30-48.
G.R.L. Sohie et al, "A Digital Signal Processor with IEEE Floating Point Arithmetic", IEEE Micro, Dec. 1988, pp. 49-67.
"State of the Art Power PC 620 Soars", BYTE, Nov. 1994, pp. 114 and 116.
Texas Instruments, TMS320c3X, "User's Guide", Digital Signal Processing Products, 1991, pp. 5-24-5-28.
Analog Devices Inc.
Treat William M.
LandOfFree
Digital signal processor having data alignment buffer for perfor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital signal processor having data alignment buffer for perfor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal processor having data alignment buffer for perfor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1075474