Digital signal processing architecture with a wide memory...

Details Digital signal processing architecture with a wide memory... Digital signal processing architecture with a wide memory...

2004-03-25

2008-08-05

Peikari, B. James (Department: 2189)

Electrical computers and digital processing systems: processing

Processing architecture

Array processor

C712S221000, C712S035000

Reexamination Certificate

active

07409528

ABSTRACT:
A DSP (Digital Signal Processing) architecture with a wide memory bandwidth and a memory mapping method thereof. The DSP architecture includes: a first communication port; first, second, and third memory devices, which are connected with the first communication port and are arranged in a first row direction of the DSP architecture; a fourth memory device, a calculation element, and a fifth memory device, which are arranged in a second row direction below a first row direction of the DSP architecture; and sixth, seventh, and eighth memory devices, which are connected with the first communication port and arranged in a third row direction of the DSP architecture, wherein the calculation element is connected with the first through the eight memory devices. In the DSP architecture, the calculation element and the first through the eighth memory devices form one arrangement unit, wherein the calculation element is disposed in the center of the arrangement unit, the first through the eighth memory devices are connected to the calculation element, and a plurality of arrangement units are arranged in row directions and column directions of the DSP architecture. Therefore, since a wide data bandwidth is provided between the calculation element of the DSP architecture and the memory devices, it is possible to reduce memory access times when data is processed, and accordingly, to process data with a high data rate, such as a moving image with a high resolution.

REFERENCES:
patent: 5589885 (1996-12-01), Ooi
patent: 6134631 (2000-10-01), Jennings, III
patent: 6426754 (2002-07-01), Kyo
patent: 6622233 (2003-09-01), Gilson
patent: 6738891 (2004-05-01), Fujii et al.
patent: 2003/0007636 (2003-01-01), Alves et al.
patent: 2003/0046513 (2003-03-01), Furuta et al.
patent: 2003/0220562 (2003-11-01), Sasaki et al.
patent: 2004/0054870 (2004-03-01), Kirsch
patent: 200251545 (2002-06-01), None

Affiliated with

Also associated with

Rating

Digital signal processing architecture with a wide memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital signal processing architecture with a wide memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal processing architecture with a wide memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3999014